Loads on click. Unloads only if this page sits in the background.

Symbol & Footprint

Schematic Symbol

Open full view ↗
Loads on click. Unloads only if this page sits in the background.

PCB Footprint

Open full view ↗
Loads on click. Unloads only if this page sits in the background.
Loads on click. Unloads only if this page sits in the background.
Download PDF
Contents

README

markdown

STM32F031F6P7

STMicroelectronics · Microcontrollers (MCU/MPU/SOC) · TSSOP-20

STM32F031F6P7 from STMicroelectronics, in a TSSOP-20. Pinout and pin descriptions extracted from the manufacturer datasheet by ds2sf; symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 BOOT0 input Boot pin for selecting boot source (Flash/System memory/SRAM); 0 to 5.5 V
2 PF0-OSC_IN bidirectional High-speed external oscillator input or general-purpose I/O; supports 4 to 32 MHz crystal/bypass clock input
3 PF1-OSC_OUT bidirectional High-speed external oscillator output or general-purpose I/O; connected to crystal load capacitors or bypass load
4 NRST bidirectional Device reset input with internal pull-up (25-55 kΩ) and input filter; active low reset with latching output for internal reset signal
5 VDDA power_in Analog power supply; 2.4 to 3.6 V when ADC is used, or VDD to 3.6 V when ADC is not used
6 PA0 bidirectional General-purpose I/O supporting TIM2_CH1_ETR, USART1_CTS, ADC_IN0, RTC_TAMP2, WKUP1; 3.3 V TTa I/O
7 PA1 bidirectional General-purpose I/O supporting TIM2_CH2, EVENTOUT, USART1_RTS, ADC_IN1; 3.3 V TTa I/O
8 PA2 bidirectional General-purpose I/O supporting TIM2_CH3, USART1_TX, ADC_IN2; 3.3 V TTa I/O
9 PA3 bidirectional General-purpose I/O supporting TIM2_CH4, USART1_RX, ADC_IN3; 3.3 V TTa I/O
10 PA4 bidirectional General-purpose I/O supporting SPI1_NSS, I2S1_WS, TIM14_CH1, USART1_CK, ADC_IN4; 3.3 V TTa I/O
11 PA5 bidirectional General-purpose I/O supporting SPI1_SCK, I2S1_CK, TIM2_CH1_ETR, ADC_IN5; 3.3 V TTa I/O
12 PA6 bidirectional General-purpose I/O supporting SPI1_MISO, I2S1_MCK, TIM3_CH1, TIM1_BKIN, TIM16_CH1, EVENTOUT, ADC_IN6; 3.3 V TTa I/O
13 PA7 bidirectional General-purpose I/O supporting SPI1_MOSI, I2S1_SD, TIM3_CH2, TIM14_CH1, TIM1_CH1N, TIM17_CH1, EVENTOUT, ADC_IN7; 3.3 V TTa I/O
14 PB1 bidirectional General-purpose I/O supporting TIM3_CH4, TIM14_CH1, TIM1_CH3N, ADC_IN9; 3.3 V TTa I/O
15 VSS power_in Digital ground; analog ground (VSSA) is internally connected to VSS pad of the die
16 VDD power_in Digital power supply; 2.0 to 3.6 V
17 PA9 bidirectional General-purpose I/O supporting USART1_TX, TIM1_CH2, I2C1_SCL (FM+ 1 Mbit/s capable); 5 V FTf I/O
18 PA10 bidirectional General-purpose I/O supporting USART1_RX, TIM1_CH3, TIM17_BKIN, I2C1_SDA (FM+ 1 Mbit/s capable); 5 V FTf I/O
19 PA13 (SWDIO) bidirectional Serial wire debug data I/O pin; configured as SWDIO by default with internal pull-up; can also output IR signal; 5 V FT I/O
20 PA14 (SWCLK) bidirectional Serial wire debug clock pin; configured as SWCLK by default with internal pull-down; can also output USART1_TX; 5 V FT I/O

Key specifications

Parameter Value
Manufacturer STMicroelectronics
Package TSSOP-20
Category Embedded Processors & Controllers
Pins 20

CAD (KiCad official)

  • Symbol: STM32F031F6P7
  • Footprint: Package_SO:TSSOP-20_4.4x6.5mm_P0.65mm
  • 3D model: TSSOP-20 (KiCad packages3D, STEP)
  • 3D model files: stm32f031f6p7-etched.step / stm32f031f6p7-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); stm32f031f6p7.step / stm32f031f6p7.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: STMicroelectronics datasheet (106 pp, sha256 36b17e3dce795273, retrieved 2026-09-23, tier: lcsc)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.2, primary claude-haiku-4-5-20251001 (text), consensus claude-sonnet-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF