component
STC8H1K28-36I-QFN32
Public Made by Adomby adom
STC Micro Microcontrollers (MCU/MPU/SOC), QFN-32-EP(4x4). Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.
3D Model
Open in new tab ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.
Symbol & Footprint
Schematic Symbol
Open full view ↗Loads when you scroll to it. Unloads after 5 minutes in the background.
PCB Footprint
Open full view ↗Loads when you scroll to it. Unloads after 5 minutes in the background.
Datasheet
Open in new tab ↗Loads when you scroll to it. Unloads after 5 minutes in the background.
Contents
README
markdownSTC8H1K28-36I-QFN32
STC Micro · Microcontrollers (MCU/MPU/SOC) · QFN-32-EP(4x4)
STC8H1K28-36I-QFN32 from STC Micro, in a QFN-32-EP(4x4). Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.
Pinout
| Pin | Name | Type | Function |
|---|---|---|---|
| 1 | P1.0 | bidirectional | Standard I/O port P1.0 (high-impedance input after power-on, so mode must be set before use), with alternate functions ADC0 analog input, RxD2 UART2 receive, and PWM1P capture/output. |
| 2 | P1.1 | bidirectional | Standard I/O port P1.1 (high-impedance input after power-on, so mode must be set before use), with alternate functions ADC1 analog input, TxD2 UART2 transmit, and PWM1N output. |
| 3 | P1.2 | bidirectional | Standard I/O port P1.2, with alternate functions ADC2 analog input, SS SPI slave select, T2 timer 2 external clock input, and PWM2P capture/output. |
| 4 | P1.3 | bidirectional | Standard I/O port P1.3, with alternate functions ADC3 analog input, MOSI SPI master output, T2CLKO timer 2 clock output, and PWM2N output. |
| 5 | P1.4 | bidirectional | Standard I/O port P1.4, with alternate functions ADC4 analog input, MISO SPI master input, SDA I2C data, and PWM3P capture/output. |
| 6 | P1.5 | bidirectional | Standard I/O port P1.5, with alternate functions ADC5 analog input, SCLK SPI clock, SCL I2C clock, and PWM3N output. |
| 7 | P1.6 | bidirectional | Standard I/O port P1.6, with alternate functions ADC6 analog input, RxD_3 UART1 receive, PWM4P capture/output, MCLKO_2 master clock output, and XTALO external crystal output. |
| 8 | P1.7 | bidirectional | Standard I/O port P1.7, with alternate functions ADC7 analog input, TxD_3 UART1 transmit, PWM4N and PWM5_2 outputs, and XTALI external crystal or external clock input. |
| 9 | P5.4 | bidirectional | I/O port P5.4 defaults to I/O after reset and can be set to active-low nRST reset input through ISP (its 4K pull-up stays on when used as reset); it also provides MCLKO and PWM6_2. |
| 10 | Vcc | power_in | Power supply pin for the MCU, operating from 1.9 V to 5.5 V, which also supplies the ADC (AVcc). |
| 11 | ADC_VRef+ | input | ADC external reference voltage input that must be driven from an external reference of 2.4 V to MCU-VCC, since floating it causes leakage; it may be tied directly to VCC when precision requirements are low. |
| 12 | Gnd | power_in | Ground pin, also used as the ADC analog ground (AGnd). |
| 13 | P3.0 | bidirectional | Port P3.0 is quasi-bidirectional with weak pull-up after power-on, with functions RxD UART1 receive and INT4 external interrupt 4; P3.0, P3.1 and P3.2 must not all be low at power-up or the chip enters USB download mode. |
| 14 | P3.1 | bidirectional | Port P3.1 is quasi-bidirectional with weak pull-up after power-on, with function TxD UART1 transmit; it is one of the download/emulation interface pins. |
| 15 | P3.2 | bidirectional | Standard I/O port P3.2, with alternate functions ADC10 analog input, INT0 external interrupt 0, SCLK_4 and SCL_4 serial clocks, and PWMETI/PWMETI2 external trigger inputs; it is also the USB download check pin at power-up. |
| 16 | P3.3 | bidirectional | Standard I/O port P3.3, with alternate functions ADC11 analog input, INT1 external interrupt 1, MISO_4 and SDA_4 serial data, PWM4N_4 output, and PWM7_2 capture/output. |
| 17 | P3.4 | bidirectional | Standard I/O port P3.4, with alternate functions ADC12 analog input, T0 timer 0 external clock input, T1CLKO timer 1 clock output, MOSI_4, PWM4P_4 and PWM8_2, and CMPO comparator output. |
| 18 | P3.5 | bidirectional | Standard I/O port P3.5, with alternate functions ADC13 analog input, T1 timer 1 external clock input, T0CLKO timer 0 clock output, SS_4, and PWMFLT/PWMFLT2 abnormal-detection inputs. |
| 19 | P3.6 | bidirectional | Standard I/O port P3.6, with alternate functions INT2 external interrupt 2, RxD_2 UART1 receive, and CMP- comparator negative input. |
| 20 | P3.7 | bidirectional | Standard I/O port P3.7, with alternate functions INT3 external interrupt 3, TxD_2 UART1 transmit, and CMP+ comparator positive input. |
| 21 | P2.0 | bidirectional | Standard I/O port P2.0, with alternate functions PWM1P_2 capture/output and PWM5 capture/output. |
| 22 | P2.1 | bidirectional | Standard I/O port P2.1, with alternate functions PWM1N_2 output and PWM6 capture/output. |
| 23 | P2.2 | bidirectional | Standard I/O port P2.2, with alternate functions PWM2P_2 capture/output, PWM7 capture/output, and SS_2 SPI slave select. |
| 24 | P2.3 | bidirectional | Standard I/O port P2.3, with alternate functions PWM2N_2 output, PWM8 capture/output, and MOSI_2 SPI master output. |
| 25 | P2.4 | bidirectional | Standard I/O port P2.4, with alternate functions PWM3P_2 capture/output, MISO_2 SPI master input, and SDA_2 I2C data. |
| 26 | P2.5 | bidirectional | Standard I/O port P2.5, with alternate functions PWM3N_2 output, SCLK_2 SPI clock, and SCL_2 I2C clock. |
| 27 | P2.6 | bidirectional | Standard I/O port P2.6, with alternate function PWM4P_2 capture/output. |
| 28 | P2.7 | bidirectional | Standard I/O port P2.7, with alternate function PWM4N_2 output. |
| 29 | P0.0 | bidirectional | Standard I/O port P0.0, with alternate functions ADC8 analog input, T3 timer 3 external clock input, and PWM5_3 capture/output. |
| 30 | P0.1 | bidirectional | Standard I/O port P0.1, with alternate functions ADC9 analog input, T3CLKO timer 3 clock output, and PWM6_3 capture/output. |
| 31 | P0.2 | bidirectional | Standard I/O port P0.2, with alternate functions ADC10 analog input, T4 timer 4 external clock input, and PWM7_3 capture/output. |
| 32 | P0.3 | bidirectional | Standard I/O port P0.3, with alternate functions ADC11 analog input, T4CLKO timer 4 clock output, and PWM8_3 capture/output. |
| 33 | EP | passive | Exposed pad (from the footprint; not named in the datasheet pin table). |
Key specifications
| Parameter | Value |
|---|---|
| Manufacturer | STC Micro |
| Package | QFN-32-EP(4x4) |
| Category | Embedded Processors & Controllers |
| Pins | 33 |
Electrical characteristics
Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).
| Parameter | Symbol | Min | Typ | Max | Unit | Conditions | Page |
|---|---|---|---|---|---|---|---|
| Storage temperature (存储温度) | -55 | 150 | ℃ | 1851 | |||
| Operating temperature (工作温度) | -40 | 125 | ℃ | 1851 | |||
| Operating voltage (工作电压) | 1.9 | 5.5 | V | 1851 | |||
| VDD to GND voltage (VDD 对地电压) | -0.3 | 5.5 | V | 1851 | |||
| I/O to GND voltage (I/O 口对地电压) | -0.3 | V | maximum printed as VDD+0.3 | 1851 | |||
| Input low voltage, Schmitt trigger on (输入低电平) | VIL1 | 0.99 | V | VDD=3.3V, 25℃; 打开施密特触发 | 1852 | ||
| Input low voltage, Schmitt trigger off (输入低电平) | VIL1 | 1.07 | V | VDD=3.3V, 25℃; 关闭施密特触发 | 1852 | ||
| Input high voltage, normal I/O, Schmitt trigger on (输入高电平（普通 I/O）) | VIH1 | 1.18 | V | VDD=3.3V, 25℃; 打开施密特触发 | 1852 | ||
| Input high voltage, normal I/O, Schmitt trigger off (输入高电平（普通 I/O）) | VIH1 | 1.09 | V | VDD=3.3V, 25℃; 关闭施密特触发 | 1852 | ||
| Logic 0 input current (逻辑 0 输入电流) | IIL | 50 | uA | VDD=3.3V, 25℃; 端口电压 0V | 1852 | ||
| Logic 1 to 0 transition current (逻辑 1 到 0 的转移电流) | ITL | 100 | 270 | 600 | uA | VDD=3.3V, 25℃; 端口电压 2.0V | 1852 |
| I/O port pull-up resistance (I/O 口上拉电阻) | RPU | 5.8 | 5.9 | 6 | KΩ | VDD=3.3V, 25℃ | 1852 |
Materials and finish
As the datasheet states them (page.json metadata.appearance; the 3D model's colours follow it).
| Part | Material | Colour / plating | Datasheet says | Page |
|---|---|---|---|---|
| housing | PC | Accumulator contents and the contents of a sixteen-bit base register, which may be either the Data Pointer or the PC. In the latter case, the PC is incremented to the address of the following | 1043 |
CAD (KiCad official)
- Symbol:
STC8H1K28-36I-QFN32 - Footprint:
Package_DFN_QFN:QFN-32-1EP_4x4mm_P0.4mm_EP2.9x2.9mm - 3D model: QFN-32-EP(4x4) (KiCad packages3D, STEP)
- 3D model files:
stc8h1k28-36i-qfn32-etched.step/stc8h1k28-36i-qfn32-etched.glbcarry the MPN laser-etched on the die in a toggleableAdom.LaserEtchgroup (Fusion-ready);stc8h1k28-36i-qfn32.step/stc8h1k28-36i-qfn32.glbare the bare package body.
Provenance
Data extracted from the manufacturer datasheet, not a distributor listing:
- Datasheet: STC Micro datasheet (2180 pp, sha256
046aea020e4685f3, retrieved 2026-10-19, tier: lcsc) - Datasheet language: Chinese. Pin names, descriptions, and specs on this page were extracted and translated to English by ds2sf; the linked PDF is the manufacturer original.
- Extractor: parts-factory
2.0.0/extract_pins 0.3, primaryclaude-haiku-5-5(text), consensusclaude-sonnet-5-5(agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish. - CAD: KiCad official libraries (CC-BY-SA 4.0).