component

STC8C2K32S2-36I-LQFP44

Public Made by Adom

by adom

STC Micro Microcontroller Units (MCUs/MPUs/SOCs), LQFP-44. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.

componentsingle chip microcomputer-microcontrollerstc8c2k32s2-36i-lqfp44factory-2.0.0extractor-text
Overview Files Discover Packages Releases Dependencies Issues Breadcrumbs Pull Requests Activity
main
Download ZIP Propose a change
Generated by kicad-footprint-generator · KiCad file format 20260206
Name Last commit message Last updated
docs Publish 0.1.0 · Ray 17h ago
viewers stc8c2k32s2-36i-lqfp44: viewers · Ray 17h ago
package.json Publish 0.1.0 · Ray 17h ago
page.json Set visibility: public · Ray 17h ago
README.md Publish 0.1.0 · Ray 17h ago
stc8c2k32s2-36i-lqfp44-etched.glb Publish 0.1.0 · Ray 17h ago
stc8c2k32s2-36i-lqfp44-etched.step stc8c2k32s2-36i-lqfp44: factory component page (tier=lcsc) · Ray 17h ago
stc8c2k32s2-36i-lqfp44-hero.glb stc8c2k32s2-36i-lqfp44: hero GLB from the etched model (keeps the MPN mark) · Ray 17h ago
stc8c2k32s2-36i-lqfp44-hero.overlay.json Publish 0.1.0 · Ray 17h ago
stc8c2k32s2-36i-lqfp44.glb Publish 0.1.0 · Ray 17h ago
stc8c2k32s2-36i-lqfp44.kicad_mod Publish 0.1.0 · Ray 17h ago
stc8c2k32s2-36i-lqfp44.kicad_sym Publish 0.1.0 · Ray 17h ago
stc8c2k32s2-36i-lqfp44.lbr Publish 0.1.0 · Ray 17h ago
stc8c2k32s2-36i-lqfp44.step Publish 0.1.0 · Ray 17h ago

STC8C2K32S2-36I-LQFP44

STC Micro · Microcontroller Units (MCUs/MPUs/SOCs) · LQFP-44

STC8C2K32S2-36I-LQFP44 from STC Micro, in a LQFP-44. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 P1.0 bidirectional Standard I/O port P1.0, also RxD2 (UART2 receive). Port is high-impedance input after power-up except P3.0/P3.1.
2 P1.1 bidirectional Standard I/O port P1.1, also TxD2 (UART2 transmit output).
3 P1.2 bidirectional Standard I/O port P1.2, also SS (SPI slave select), T2 external clock input.
4 P1.3 bidirectional Standard I/O port P1.3, also MOSI (SPI master out) and T2CLKO (Timer 2 clock output).
5 P1.4 bidirectional Standard I/O port P1.4, also MISO (SPI master in) and I2C SDA data line.
6 P4.4 bidirectional Standard I/O port P4.4, also external bus RD read strobe and TxD_4 (UART1 transmit alternate).
7 P1.5 bidirectional Standard I/O port P1.5, also SPI clock SCLK and I2C clock SCL.
8 P1.6 bidirectional Standard I/O port P1.6, also RxD_3 (UART1 receive alternate), XTALO external crystal output and MCLKO_2 main clock output.
9 P1.7 bidirectional Standard I/O port P1.7, also TxD_3 (UART1 transmit alternate) and XTALI external crystal/clock input.
10 P4.5 bidirectional Standard I/O port P4.5, also ALE on external bus.
11 P4.6 bidirectional Standard I/O port P4.6.
12 P4.7 bidirectional Standard I/O port P4.7.
13 P5.4 bidirectional Standard I/O port P5.4, also RST reset input (active low when configured as reset pin) and MCLKO main clock output.
14 Vcc power_in Power supply pin, operating voltage 1.9V to 5.5V.
15 P5.5 bidirectional Standard I/O port P5.5.
16 Gnd power_in Ground pin.
17 P4.0 bidirectional Standard I/O port P4.0, also WR_3 external bus write strobe and RxD2_2 (UART2 receive alternate).
18 P3.0 bidirectional Standard I/O port P3.0, also RxD (UART1 receive) and external interrupt INT4; weak-pull-up/quasi-bidirectional after power-up.
19 P3.1 bidirectional Standard I/O port P3.1, also TxD (UART1 transmit); weak-pull-up/quasi-bidirectional after power-up.
20 P3.2 bidirectional Standard I/O port P3.2, also external interrupt INT0, SPI SCLK_4 and I2C SCL_4; must not be held low together with P3.0 and P3.1 at power-up if USB ISP is not used.
21 P3.3 bidirectional Standard I/O port P3.3, also external interrupt INT1, SPI MISO_4 and I2C SDA_4.
22 P3.4 bidirectional Standard I/O port P3.4, also Timer 0 external clock input T0, T1CLKO output, SPI MOSI_4 and comparator output CMPO.
23 P3.5 bidirectional Standard I/O port P3.5, also Timer 1 external clock input T1, T0CLKO output and SPI SS_4.
24 P3.6 bidirectional Standard I/O port P3.6, also external interrupt INT2, external bus WR_2, RxD_2 and comparator negative input CMP-.
25 P3.7 bidirectional Standard I/O port P3.7, also external interrupt INT3, external bus RD_2, TxD_2 and comparator positive input CMP+.
26 P4.1 bidirectional Standard I/O port P4.1, also ALE on external bus and comparator output CMPO_2.
27 P2.0 bidirectional Standard I/O port P2.0, also external bus address line A8.
28 P2.1 bidirectional Standard I/O port P2.1, also external bus address line A9.
29 P2.2 bidirectional Standard I/O port P2.2, also external bus address line A10 and SPI SS_2.
30 P2.3 bidirectional Standard I/O port P2.3, also external bus address line A11 and SPI MOSI_2.
31 P2.4 bidirectional Standard I/O port P2.4, also external bus address line A12, SPI MISO_2 and I2C SDA_2.
32 P2.5 bidirectional Standard I/O port P2.5, also external bus address line A13, SPI SCLK_2 and I2C SCL_2.
33 P2.6 bidirectional Standard I/O port P2.6, also external bus address line A14.
34 P2.7 bidirectional Standard I/O port P2.7, also external bus address line A15.
35 P0.0 bidirectional Standard I/O port P0.0, also external bus address/data AD0 and UART3 receive RxD3.
36 P0.1 bidirectional Standard I/O port P0.1, also external bus address/data AD1 and UART3 transmit TxD3.
37 P0.2 bidirectional Standard I/O port P0.2, also external bus address/data AD2 and UART4 receive RxD4.
38 P0.3 bidirectional Standard I/O port P0.3, also external bus address/data AD3 and UART4 transmit TxD4.
39 P0.4 bidirectional Standard I/O port P0.4, also external bus address/data AD4 and Timer 3 external clock input T3.
40 P0.5 bidirectional Standard I/O port P0.5, also external bus address/data AD5 and Timer 3 clock output T3CLKO.
41 P0.6 bidirectional Standard I/O port P0.6, also external bus address/data AD6 and Timer 4 external clock input T4.
42 P0.7 bidirectional Standard I/O port P0.7, also external bus address/data AD7 and Timer 4 clock output T4CLKO.
43 P1.0 bidirectional Standard I/O port P1.0, also RxD2 (UART2 receive).
44 P1.1 bidirectional Standard I/O port P1.1, also TxD2 (UART2 transmit output).

Key specifications

Parameter Value
Manufacturer STC Micro
Package LQFP-44
Category Single Chip Microcomputer/Microcontroller
Pins 44

Electrical characteristics

Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).

Parameter Symbol Min Typ Max Unit Conditions Page
Storage temperature -55 150 ℃ 786
Operating temperature -40 85 ℃ 786
Operating voltage 1.9 5.5 V 786
VDD to ground voltage VDD -0.3 5.5 V 786
I/O to ground voltage -0.3 V max printed as VDD+0.3 V 786
Input low voltage, Schmitt trigger open VIL1 0.99 V VDD=3.3V, 25℃; 打开施密特触发 787
Input low voltage, Schmitt trigger closed VIL1 1.07 V VDD=3.3V, 25℃; 关闭施密特触发 787
Input high voltage (normal I/O), Schmitt trigger open VIH1 1.18 V VDD=3.3V, 25℃; 打开施密特触发 787
Input high voltage (normal I/O), Schmitt trigger closed VIH1 1.09 V VDD=3.3V, 25℃; 关闭施密特触发 787
Logic 0 input current IIL 50 uA VDD=3.3V, 25℃; 端口电压 0V 787
Logic 1 to 0 transition current ITL 100 270 600 uA VDD=3.3V, 25℃; 端口电压 2.0V 787
I/O pull-up resistance RPU 5.8 5.9 6 KΩ VDD=3.3V, 25℃ 787
Comparator maximum speed 10 MHz 关闭所有模拟和数字滤波 787
Output low sink current IOL1 20 mA VDD=3.3V, 25℃; 端口电压 0.45V 787
Output high source current, push-pull IOH2 20 mA VDD=3.3V, 25℃; 端口电压 2.4V 787
Output high current, bidirectional mode IOH1 110 uA VDD=3.3V, 25℃; 双向模式 787
Power-down mode current IPD 0.4 uA VDD=3.3V, 25℃ 787
Power-down wake-up timer current IWKT 1.4 uA VDD=3.3V, 25℃ 787
Low-voltage detection module current ILVD 10 uA VDD=3.3V, 25℃ 787
Comparator current ICMP 90 uA VDD=3.3V, 25℃ 787
Idle mode current (internal 32KHz) IIDL 0.48 mA VDD=3.3V, 25℃ 787
Idle mode current (6MHz) IIDL 0.88 mA VDD=3.3V, 25℃ 787
Idle mode current (12MHz) IIDL 1 mA VDD=3.3V, 25℃ 787
Idle mode current (24MHz) IIDL 1.16 mA VDD=3.3V, 25℃ 787
Normal mode current (internal 32KHz) INOR 0.48 mA VDD=3.3V, 25℃ 787
Normal mode current (500KHz) INOR 0.88 mA VDD=3.3V, 25℃ 787
Normal mode current (1MHz) INOR 0.94 mA VDD=3.3V, 25℃ 787
Normal mode current (2MHz) INOR 1.05 mA VDD=3.3V, 25℃ 787
Normal mode current (3MHz) INOR 1.17 mA VDD=3.3V, 25℃ 787
Normal mode current (4MHz) INOR 1.26 mA VDD=3.3V, 25℃ 787
Normal mode current (5MHz) INOR 1.4 mA VDD=3.3V, 25℃ 787
Normal mode current (6MHz) INOR 1.49 mA VDD=3.3V, 25℃ 787
Normal mode current (12MHz) INOR 2.09 mA VDD=3.3V, 25℃ 787
Normal mode current (24MHz) INOR 3.16 mA VDD=3.3V, 25℃ 787

Materials and finish

As the datasheet states them (page.json metadata.appearance; the 3D model's colours follow it).

Part Material Colour / plating Datasheet says Page
housing PC Accumulator contents and the contents of a sixteen-bit base register, which may be either the Data Pointer or the PC. In the latter case, the PC is incremented to the address of the following 419

CAD (KiCad official)

  • Symbol: STC8C2K32S2-36I-LQFP44
  • Footprint: Package_QFP:LQFP-44_10x10mm_P0.8mm
  • 3D model: LQFP-44 (KiCad packages3D, STEP)
  • 3D model files: stc8c2k32s2-36i-lqfp44-etched.step / stc8c2k32s2-36i-lqfp44-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); stc8c2k32s2-36i-lqfp44.step / stc8c2k32s2-36i-lqfp44.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: STC Micro datasheet (956 pp, sha256 f8fa5bab02998432, retrieved 2026-10-27, tier: lcsc)
  • Datasheet language: Chinese. Pin names, descriptions, and specs on this page were extracted and translated to English by ds2sf; the linked PDF is the manufacturer original.
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-5-5 (text), consensus off (skipped (clean text read)), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF