component
STC32G12K128-35I-QFN32
Public Made by Adomby adom
STC Micro Microcontrollers (MCU/MPU/SOC), QFN-32(4x4). Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.
Generated by kicad-footprint-generator · KiCad file format 20260206
| Name | Last updated |
|---|---|
| docs | 18d ago |
| viewers | 18d ago |
| package.json | 18d ago |
| page.json | 18d ago |
| README.md | 18d ago |
| stc32g12k128-35i-qfn32-etched.glb | 18d ago |
| stc32g12k128-35i-qfn32-etched.step | 18d ago |
| stc32g12k128-35i-qfn32-hero.glb | 18d ago |
| stc32g12k128-35i-qfn32-hero.overlay.json | 18d ago |
| stc32g12k128-35i-qfn32.glb | 18d ago |
| stc32g12k128-35i-qfn32.kicad_mod | 18d ago |
| stc32g12k128-35i-qfn32.kicad_sym | 18d ago |
| stc32g12k128-35i-qfn32.lbr | 18d ago |
| stc32g12k128-35i-qfn32.step | 18d ago |
STC32G12K128-35I-QFN32
STC Micro · Microcontrollers (MCU/MPU/SOC) · QFN-32(4x4)
STC32G12K128-35I-QFN32 from STC Micro, in a QFN-32(4x4). Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.
Pinout
| Pin | Name | Type | Function |
|---|---|---|---|
| 1 | P1.0 | bidirectional | Standard bidirectional GPIO that can also serve as ADC0 analog input, PWM1P capture/output positive, and UART2 RxD; it supports quasi-bidirectional, push-pull, open-drain and high-impedance input modes and is high-impedance after power-up until its mode is set. |
| 2 | P1.1 | bidirectional | Standard bidirectional GPIO that can also serve as ADC1 analog input, PWM1N complementary output and UART2 TxD; it is high-impedance after power-up until its mode is set. |
| 3 | P1.4 | bidirectional | Standard bidirectional GPIO that can also serve as ADC4 input, PWM3P output, SPI MISO/USART SPI MISO, or I2C SDA; it is high-impedance after power-up until its mode is set. |
| 4 | P1.5 | bidirectional | Standard bidirectional GPIO that can also serve as ADC5 input, PWM3N output, SPI SCLK or I2C SCL; it is high-impedance after power-up until its mode is set. |
| 5 | P1.6 | bidirectional | Standard bidirectional GPIO that can also serve as ADC6 input, UART1 RxD, PWM4P, main clock output MCLKO_2 and the external crystal output XTALO; it is high-impedance after power-up until its mode is set. |
| 6 | P1.7 | bidirectional | Standard bidirectional GPIO that can also serve as ADC7 input, UART1 TxD, PWM4N, PWM5 and the external crystal/clock input XTALI; it is high-impedance after power-up until its mode is set. |
| 7 | P1.3 | bidirectional | Standard bidirectional GPIO that can also serve as ADC3 input, SPI MOSI, PWM2N, Timer 2 clock output T2CLKO and I2S data; it is high-impedance after power-up until its mode is set. |
| 8 | UCap | passive | USB core power regulator pin, which the datasheet describes as the USB core supply stabilization pin (connect per the application circuit; the text gives no further electrical limit). |
| 9 | P5.4 | bidirectional | Standard I/O by default; it can be configured as the active-low reset input nRST through ISP (requires a power cycle to take effect), and when used as a reset pin its internal 4K pull-up stays on, while as a plain I/O it stays on for about 6.5 ms after power-up. |
| 10 | Vcc/AVcc | power_in | Main supply pin for the MCU and the ADC supply; the part operates from 1.9 V to 5.5 V (below -40 °C the supply must not be under 3.0 V). |
| 11 | ADC_VRef+ | power_in | External ADC reference voltage input that must be connected to a reference between 2.4 V and MCU-VCC, since leaving it floating causes leakage current. |
| 12 | Gnd/AGnd | power_in | Ground pin for digital and analog (ADC) circuits. |
| 13 | P3.0 | bidirectional | Bidirectional GPIO that is weak-pull-up/quasi-bidirectional after power-up and also serves as USB D- data line, UART1 RxD and external interrupt INT4; during power-up P3.0 and P3.1 both low triggers USB download mode. |
| 14 | P3.1 | bidirectional | Bidirectional GPIO that is weak-pull-up/quasi-bidirectional after power-up and also serves as USB D+ data line and UART1 TxD; it is used with P3.0 for ISP/emulation. |
| 15 | P3.2 | bidirectional | Bidirectional GPIO that also serves as external interrupt INT0, SPI SCLK_4, I2C SCL_4 and PWM external trigger inputs PWMETI/PWMETI2; it is driven high during power-up and is the USB download-mode select pin when held low at power-up. |
| 16 | P3.3 | bidirectional | Bidirectional GPIO that also serves as external interrupt INT1, SPI MISO_4, I2C SDA_4, PWM4N_4 and PWM7_2 output. |
| 17 | P3.4 | bidirectional | Bidirectional GPIO that also serves as Timer 0 external clock input T0, Timer 1 clock output T1CLKO, SPI MOSI_4, PWM4P_4, PWM8_2 and comparator output CMPO. |
| 18 | P3.5 | bidirectional | Bidirectional GPIO that also serves as Timer 1 external clock input T1, Timer 0 clock output T0CLKO, SPI SS_4 and the enhanced-PWM external fault input PWMFLT. |
| 19 | P3.6 | bidirectional | Bidirectional GPIO that also serves as external interrupt INT2, UART1 RxD_2 and comparator negative input CMP-. |
| 20 | P3.7 | bidirectional | Bidirectional GPIO that also serves as external interrupt INT3, UART2 TxD_2 and comparator positive input CMP+. |
| 21 | P2.0 | bidirectional | Bidirectional GPIO that also serves as address bus A8 (external bus), PWM1P_2 and PWM5 output. |
| 22 | P2.1 | bidirectional | Bidirectional GPIO that also serves as address bus A9 (external bus), PWM1N_2 and PWM6 output. |
| 23 | P2.2 | bidirectional | Bidirectional GPIO that also serves as address bus A10 (external bus), PWM2P_2, PWM7, and SPI SS_2 / USART SPI slave select. |
| 24 | P2.3 | bidirectional | Bidirectional GPIO that also serves as address bus A11 (external bus), PWM2N_2, PWM8, and SPI MOSI_2 / USART SPI MOSI. |
| 25 | P2.4 | bidirectional | Bidirectional GPIO that also serves as address bus A12 (external bus), PWM3P_2, I2C SDA_2 and SPI MISO_2 / USART SPI MISO. |
| 26 | P2.5 | bidirectional | Bidirectional GPIO that also serves as address bus A13 (external bus), PWM3N_2, I2C SCL_2 and SPI SCLK_2 / USART SPI clock. |
| 27 | P2.6 | bidirectional | Bidirectional GPIO that also serves as address bus A14 (external bus) and PWM4P_2 output. |
| 28 | P2.7 | bidirectional | Bidirectional GPIO that also serves as address bus A15 (external bus) and PWM4N_2 output. |
| 29 | P0.0 | bidirectional | Bidirectional GPIO that also serves as address/data bus AD0, ADC8 input, UART3 RxD, PWM5_3, Timer 3 external clock T3_2 and CAN RX. |
| 30 | P0.1 | bidirectional | Bidirectional GPIO that also serves as address/data bus AD1, ADC9 input, UART3 TxD, PWM6_3, Timer 3 clock output T3CLKO_2 and CAN TX. |
| 31 | P0.2 | bidirectional | Bidirectional GPIO that also serves as address/data bus AD2, ADC10 input, UART4 RxD, PWM7_3, Timer 4 external clock T4_2, CAN2 RX and LIN RX. |
| 32 | P0.3 | bidirectional | Bidirectional GPIO that also serves as address/data bus AD3, ADC11 input, UART4 TxD, PWM8_3, Timer 4 clock output T4CLKO_2, CAN2 TX and LIN TX. |
| 33 | EP | passive | Exposed pad (from the footprint; not named in the datasheet pin table). |
Key specifications
| Parameter | Value |
|---|---|
| Manufacturer | STC Micro |
| Package | QFN-32(4x4) |
| Category | Embedded Processors & Controllers |
| Pins | 33 |
CAD (KiCad official)
- Symbol:
STC32G12K128-35I-QFN32 - Footprint:
Package_DFN_QFN:QFN-32-1EP_4x4mm_P0.4mm_EP2.9x2.9mm - 3D model: QFN-32(4x4) (KiCad packages3D, STEP)
- 3D model files:
stc32g12k128-35i-qfn32-etched.step/stc32g12k128-35i-qfn32-etched.glbcarry the MPN laser-etched on the die in a toggleableAdom.LaserEtchgroup (Fusion-ready);stc32g12k128-35i-qfn32.step/stc32g12k128-35i-qfn32.glbare the bare package body.
Provenance
Data extracted from the manufacturer datasheet, not a distributor listing:
- Datasheet: STC Micro datasheet (1887 pp, sha256
59bba1d366cc8d33, retrieved 2026-10-09, tier: lcsc) - Datasheet language: Chinese. Pin names, descriptions, and specs on this page were extracted and translated to English by ds2sf; the linked PDF is the manufacturer original.
- Extractor: parts-factory
2.0.0/extract_pins 0.3, primaryclaude-haiku-5-5(text), consensusclaude-sonnet-5-5(agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish. - CAD: KiCad official libraries (CC-BY-SA 4.0).