Overview Files Discover Packages Releases Dependencies Issues Breadcrumbs Pull Requests Activity

main

Generated by kicad-footprint-generator · KiCad file format 20260206

Name	Last commit message	Last updated
docs	Publish 0.1.0 · Ray	11d ago
viewers	stc12h1k16-36i-dip20: viewers · Ray	11d ago
package.json	Publish 0.1.0 · Ray	11d ago
page.json	Set visibility: public · Ray	11d ago
README.md	Publish 0.1.0 · Ray	11d ago
stc12h1k16-36i-dip20-etched.glb	Publish 0.1.0 · Ray	11d ago
stc12h1k16-36i-dip20-etched.step	stc12h1k16-36i-dip20: factory component page (tier=lcsc) · Ray	11d ago
stc12h1k16-36i-dip20-hero.glb	stc12h1k16-36i-dip20: hero GLB from the etched model (keeps the MPN mark) · Ray	11d ago
stc12h1k16-36i-dip20-hero.overlay.json	Publish 0.1.0 · Ray	11d ago
stc12h1k16-36i-dip20.glb	Publish 0.1.0 · Ray	11d ago
stc12h1k16-36i-dip20.kicad_mod	Publish 0.1.0 · Ray	11d ago
stc12h1k16-36i-dip20.kicad_sym	Publish 0.1.0 · Ray	11d ago
stc12h1k16-36i-dip20.lbr	Publish 0.1.0 · Ray	11d ago
stc12h1k16-36i-dip20.step	Publish 0.1.0 · Ray	11d ago

STC12H1K16-36I-DIP20

STC Micro · Microcontrollers (MCU/MPU/SOC) · DIP-20

STC12H1K16-36I-DIP20 from STC Micro, in a DIP-20. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin	Name	Type	Function
1	P5.4/RST/MCLKO	bidirectional	Standard bidirectional I/O P5.4 that can be configured as the active-low reset input RST or as the MCLKO master-clock output; when used as a plain I/O its internal 4K pull-up stays on for about 6.5 ms after power-up.
2	P3.0/RxD/INT4	bidirectional	Standard I/O P3.0 serving as UART1 receive (RxD) and external interrupt INT4; P3.0, P3.1 and P3.2 must not all be low at power-on unless USB software download is intended, otherwise the chip enters USB download mode.
3	P3.1/TxD	bidirectional	Standard I/O P3.1 serving as UART1 transmit (TxD); it is the ISP/emulation download pin and is weakly pulled up (quasi-bidirectional) after power-on.
4	P5.6 (RxD2_2/MCLKO_2/XTALO)	bidirectional	Standard I/O P5.6 that can be used as UART2 receive (RxD2_2), master-clock output (MCLKO_2) or external crystal output XTALO.
5	P5.7 (TxD2_2/XTALI)	bidirectional	Standard I/O P5.7 that can be used as UART2 transmit (TxD2_2) or the external crystal/external clock input XTALI.
6	P3.2 (INT0/SCLK_4/SCL_4)	bidirectional	Standard I/O P3.2 serving as external interrupt 0 (INT0), SPI clock (SCLK_4) or I2C clock (SCL_4); it is one of the USB-download boot-select pins together with P3.0 and P3.1.
7	P3.3 (INT1/MISO_4/SDA_4)	bidirectional	Standard I/O P3.3 serving as external interrupt 1 (INT1), SPI master-in/slave-out (MISO_4) or I2C data (SDA_4).
8	P3.4 (T0/T1CLKO/MOSI_4/ECI)	bidirectional	Standard I/O P3.4 serving as Timer 0 external count input (T0), Timer 1 clock output (T1CLKO), SPI master-out/slave-in (MOSI_4), PCA external input (ECI) or PWM external trigger input (PWMETI).
9	P3.5/T1/T0CLKO/RxD_2/SS_4/PWM6/CCP1	bidirectional	Standard I/O P3.5 serving as Timer 1 external count input (T1), Timer 0 clock output (T0CLKO), UART1 receive alternate (RxD_2), SPI slave select (SS_4), PWM6 or PCA module 1 (CCP1).
10	Gnd/AGnd	power_in	Ground pin; the same pin serves as the ADC analog ground (AGnd), and the datasheet asks that the ADC analog ground be tied directly to the system ground with a short, thick trace.
11	P3.7/ADC14/TxD_2/PWM5/CCP0	bidirectional	Standard I/O P3.7 that can be used as ADC input channel 14, UART1 transmit alternate (TxD_2), PWM5 or PCA module 0 (CCP0).
12	P1.0/ADC0/RxD2/T3CLKO/PWM1P	bidirectional	Standard I/O P1.0 that can be used as ADC input channel 0, UART2 receive (RxD2), Timer 3 clock output (T3CLKO) or PWM1 positive output/capture (PWM1P).
13	P1.1/ADC1/TxD2/T4CLKO/PWM1N	bidirectional	Standard I/O P1.1 that can be used as ADC input channel 1, UART2 transmit (TxD2), Timer 4 clock output (T4CLKO) or PWM1 negative output/capture (PWM1N).
14	P1.2/ADC2/T2/PWM2P	bidirectional	Standard I/O P1.2 that can be used as ADC input channel 2, Timer 2 external count input (T2) or PWM2 positive output/capture (PWM2P).
15	P1.3/ADC3/T2CLKO/PWM2N	bidirectional	Standard I/O P1.3 that can be used as ADC input channel 3, Timer 2 clock output (T2CLKO) or PWM2 negative output/capture (PWM2N).
16	P1.4/ADC4/SS/PWM3P	bidirectional	Standard I/O P1.4 that can be used as ADC input channel 4, SPI slave select (SS) or PWM3 positive output/capture (PWM3P).
17	P1.5/ADC5/MOSI/PWM3N	bidirectional	Standard I/O P1.5 that can be used as ADC input channel 5, SPI master-out/slave-in (MOSI) or PWM3 negative output/capture (PWM3N).
18	P1.6/ADC6/RxD_3/MISO/SDA/PWM4P	bidirectional	Standard I/O P1.6 that can be used as ADC input channel 6, UART1 receive alternate (RxD_3), SPI master-in/slave-out (MISO), I2C data (SDA) or PWM4 positive output/capture (PWM4P); it is also a wake-up source from power-down.
19	P1.7/ADC7/TxD_3/SCLK/SCL/PWM4N	bidirectional	Standard I/O P1.7 that can be used as ADC input channel 7, UART1 transmit alternate (TxD_3), SPI clock (SCLK), I2C clock (SCL) or PWM4 negative output/capture (PWM4N).
20	Vcc/AVcc/ADC_VRef+	power_in	Supply pin for the MCU (working voltage 1.9V to 5.5V), which also powers the ADC (AVcc) and serves as the ADC external reference input ADC_VRef+, which must be connected to an external reference of 2.4 V to MCU-VCC and must not float.

Key specifications

Parameter	Value
Manufacturer	STC Micro
Package	DIP-20
Category	Embedded Processors & Controllers
Pins	20

Electrical characteristics

Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).

Parameter	Symbol	Min	Typ	Max	Unit	Conditions	Page
Input low voltage (normal I/O), Schmitt trigger on	VIL1			0.99	V	Schmitt trigger on; VSS=0V, VDD=3.3V, 25°C	899
Input low voltage (normal I/O), Schmitt trigger off	VIL1			1.07	V	Schmitt trigger off; VSS=0V, VDD=3.3V, 25°C	899
Input high voltage (normal I/O), Schmitt trigger on	VIH1	1.18			V	Schmitt trigger on; VSS=0V, VDD=3.3V, 25°C	899
Input high voltage (normal I/O), Schmitt trigger off	VIH1	1.09			V	Schmitt trigger off; VSS=0V, VDD=3.3V, 25°C	899
Input high voltage (reset pin)	VIH2	1.18		0.99	V	VSS=0V, VDD=3.3V, 25°C	899
Logic 0 input current	IIL			50	uA	Port voltage 0V; VSS=0V, VDD=3.3V, 25°C	899
Logic 1 to 0 transition current	ITL	100	270	600	uA	Port voltage 2.0V; VSS=0V, VDD=3.3V, 25°C	899
I/O port pull-up resistance	RPU	5.8	5.9	6	KΩ	VSS=0V, VDD=3.3V, 25°C	899
Storage temperature		-55		150	℃		898
Operating temperature		-40		85	℃		898
Operating voltage		1.9		5.5	V		898
VDD to GND voltage		-0.3		5.5	V		898
I/O port voltage to GND		-0.3			V	Maximum printed as VDD+0.3 V (expression, not a number)	898

Materials and finish

As the datasheet states them (page.json metadata.appearance; the 3D model's colours follow it).

Part	Material	Colour / plating	Datasheet says	Page
housing	PC		Accumulator contents and the contents of a sixteen-bit base register, which may be either the Data Pointer or the PC. In the latter case, the PC is incremented to the address of the following	393

CAD (KiCad official)

Symbol: STC12H1K16-36I-DIP20
Footprint: Package_DIP:DIP-20_W7.62mm
3D model: DIP-20 (KiCad packages3D, STEP)
3D model files: stc12h1k16-36i-dip20-etched.step / stc12h1k16-36i-dip20-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); stc12h1k16-36i-dip20.step / stc12h1k16-36i-dip20.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

Datasheet: STC Micro datasheet (1019 pp, sha256 77659dc2f42f051a, retrieved 2026-10-16, tier: lcsc)
Datasheet language: Chinese. Pin names, descriptions, and specs on this page were extracted and translated to English by ds2sf; the linked PDF is the manufacturer original.
Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-5-5 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF