Loads on click. Unloads only if this page sits in the background.

Symbol & Footprint

Schematic Symbol

Open full view ↗
Loads on click. Unloads only if this page sits in the background.

PCB Footprint

Open full view ↗
Loads on click. Unloads only if this page sits in the background.
Loads on click. Unloads only if this page sits in the background.
Download PDF
Contents

README

markdown

STB40NF10LT4

STMicroelectronics · Global Sourcing Parts · D2PAK

STB40NF10LT4 from STMicroelectronics, in a D2PAK. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 G input Gate; gate-source voltage limited to ±15 V absolute maximum, with threshold of 1 V min to 2.5 V max at ID = 250 µA.
2 D passive Drain, connected internally to the tab; VDS 100 V max and continuous ID 40 A at TC = 25°C.
3 S passive Source; continuous source-drain diode current of 40 A max.

Key specifications

Parameter Value
Manufacturer STMicroelectronics
Package D2PAK
Category Global Sourcing Parts
Pins 3

CAD (KiCad official)

  • Symbol: STB40NF10LT4
  • Footprint: Package_TO_SOT_SMD:TO-263-2
  • 3D model: D2PAK (KiCad packages3D, STEP)
  • 3D model files: stb40nf10lt4-etched.step / stb40nf10lt4-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); stb40nf10lt4.step / stb40nf10lt4.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: STMicroelectronics datasheet (13 pp, sha256 401a07d366c7cb1b, retrieved 2026-10-01, tier: lcsc)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-sonnet-5-5 (text+vision), consensus claude-opus-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF