main
Download ZIP Propose a change
Generated by kicad-footprint-generator · KiCad file format 20260206
Name Last commit message Last updated
docs Publish 0.1.0 · Ray 1d ago
viewers st662abd-tr: viewers · Ray 1d ago
package.json Publish 0.1.0 · Ray 1d ago
page.json Set visibility: public · Ray 1d ago
README.md Initial commit: component/st662abd-tr · Ray 1d ago
st662abd-tr-etched.glb st662abd-tr: factory component page (tier=lcsc) · Ray 1d ago
st662abd-tr-etched.step st662abd-tr: factory component page (tier=lcsc) · Ray 1d ago
st662abd-tr-hero.glb st662abd-tr: hero GLB from the etched model (keeps the MPN mark) · Ray 1d ago
st662abd-tr-hero.overlay.json Publish 0.1.0 · Ray 1d ago
st662abd-tr.glb Publish 0.1.0 · Ray 1d ago
st662abd-tr.kicad_mod Publish 0.1.0 · Ray 1d ago
st662abd-tr.kicad_sym Publish 0.1.0 · Ray 1d ago
st662abd-tr.lbr Publish 0.1.0 · Ray 1d ago
st662abd-tr.step Publish 0.1.0 · Ray 1d ago

ST662ABD-TR

STMicroelectronics · Charge Pumps · SO-8

ST662ABD-TR from STMicroelectronics, in a SO-8. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 C1- passive Negative terminal for the first charge pump capacitor.
2 C1+ passive Positive terminal for the first charge pump capacitor.
3 C2- passive Negative terminal for the second charge pump capacitor.
4 C2+ passive Positive terminal for the second charge pump capacitor.
5 VCC power_in Supply voltage; the absolute maximum DC input voltage to GND is -0.3 V to 6 V and the operating range is 4.5 V to 5.5 V.
6 VOUT power_out 12 V output voltage (12 V ± 5 %), which equals VCC when the device is in shutdown mode.
7 GND power_in Ground reference for the device.
8 SHDN input Active-high CMOS logic-level shutdown input, internally pulled up to VCC and connected to GND for normal operation; VIL maximum 0.4 V and VIH minimum 2.4 V, and in shutdown the charge pumps are off and VOUT = VCC.

Key specifications

Parameter Value
Manufacturer STMicroelectronics
Package SO-8
Category Power Management (PMIC)
Pins 8

CAD (KiCad official)

  • Symbol: ST662ABD-TR
  • Footprint: Package_SO:SOIC-8_3.9x4.9mm_P1.27mm
  • 3D model: SO-8 (KiCad packages3D, STEP)
  • 3D model files: st662abd-tr-etched.step / st662abd-tr-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); st662abd-tr.step / st662abd-tr.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: STMicroelectronics datasheet (20 pp, sha256 13b34b9bb014f8b5, retrieved 2026-10-08, tier: lcsc)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-5-5 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF