component
ST485BDR
Public Made by Adomby adom
STMicroelectronics RS-485 / RS-422 ICs, SOIC-8. Pinout extracted from the datasheet, KiCad symbol/footprint/3D.
main
Ray
st485bdr: component.models_3d pose record per STEP (Z-up, seated z=0, pad-centre origin, identity binding)
eb06d53
123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219
{
"schema_version": 1,
"type": "component",
"slug": "st485bdr",
"title": "ST485BDR",
"brief": "STMicroelectronics RS-485 / RS-422 ICs, SOIC-8. Pinout extracted from the datasheet, KiCad symbol/footprint/3D.",
"version": "0.2.0",
"license": "CC-BY-SA-4.0",
"tags": [
"component",
"interface",
"st485bdr"
],
"component": {
"mpn": "ST485BDR",
"manufacturer": "STMicroelectronics",
"package": "SOIC-8",
"pin_count": 8,
"category": "Interface",
"subcategory": "RS-485 / RS-422 ICs",
"datasheet": "https://www.st.com/resource/en/datasheet/st485bdr.pdf",
"parts": {
"symbol": "st485bdr.kicad_sym",
"footprint": "st485bdr.kicad_mod",
"model_3d": "st485bdr-etched.glb",
"model_3d_plain": "st485bdr.glb",
"model_3d_step": "st485bdr-etched.step",
"model_3d_step_plain": "st485bdr.step",
"lbr": "st485bdr.lbr"
},
"distributor_links": {
"lcsc": "C91197"
},
"pins": [
{
"number": "1",
"name": "RO",
"type": "output",
"description": "Receiver output. CMOS-level logic output that reflects the differential polarity of A vs B; high when (A-B) >= +0.2 V, low when (A-B) <= -0.2 V. High-impedance (tri-state) when RE is high. VOH >= 3.5 V at IO = -4 mA; VOL <= 0.4 V at IO = 4 mA."
},
{
"number": "2",
"name": "RE",
"type": "input",
"description": "Receiver output enable (active-low). Drive low to enable the receiver output RO; drive high to place RO in high-impedance state. Input high >= 2.0 V, input low <= 0.8 V; input leakage ±2 µA."
},
{
"number": "3",
"name": "DE",
"type": "input",
"description": "Driver output enable (active-high). Drive high to enable the differential driver outputs A/B; drive low to place A and B in high-impedance state (disables driver, allowing bus sharing). Input high >= 2.0 V, input low <= 0.8 V."
},
{
"number": "4",
"name": "DI",
"type": "input",
"description": "Driver input. CMOS-level TTL-compatible logic input; when DE is high, DI high forces A high and B low, DI low forces A low and B high. Input high >= 2.0 V, input low <= 0.8 V; leakage ±2 µA."
},
{
"number": "5",
"name": "GND",
"type": "power_in",
"description": "Ground / 0 V reference for the device."
},
{
"number": "6",
"name": "A",
"type": "bidirectional",
"description": "Non-inverting differential bus pin: non-inverting receiver input and non-inverting driver output. Tolerates -7 V to +12 V common-mode; ±14 V absolute maximum. Receiver input impedance >= 24 kΩ."
},
{
"number": "7",
"name": "B",
"type": "bidirectional",
"description": "Inverting differential bus pin: inverting receiver input and inverting driver output. Tolerates -7 V to +12 V common-mode; ±14 V absolute maximum. Receiver input impedance >= 24 kΩ."
},
{
"number": "8",
"name": "VCC",
"type": "power_in",
"description": "Positive supply. Nominal 5 V ± 5 % (single supply). Absolute maximum 7 V. Quiescent supply current 300 µA typ. (unloaded, driver disabled)."
}
],
"provenance": {
"extractor": "ds2sf",
"datasheet": {
"url": "https://www.st.com/resource/en/datasheet/st485bdr.pdf",
"pages": 19,
"sha256": "16bf6365fefdf622",
"source_tier": "mfr"
},
"cad": "KiCad official (CC-BY-SA 4.0)",
"pins": {
"total": 8,
"described": 8,
"cites_pages": true,
"refuses_to_fabricate": true
}
},
"viewers": {
"symbol": "viewers/symbol.html",
"footprint": "viewers/footprint.html"
},
"pin1": {
"pad": "1",
"at": [
-2.475,
-1.905
],
"corner": "top-left",
"source": "silk-marker",
"derived_from": "SOIC-8_3.9x4.9mm_P1.27mm@sha256:074ecb2092b24fa4",
"mark": "drawn"
},
"models_3d": [
{
"file": "st485bdr.step",
"role": "plain",
"up": "Z",
"units": "mm",
"origin": "footprint origin = pad-pattern centre",
"seat": "z = 0",
"extents_mm": [
6,
4.9,
1.75
],
"zmin_mm": 0,
"centre_offset_mm": 0,
"footprint_binding": "identity",
"sha256": "07f46cff378d30e6c27dfd5a03092c795323f86d91c71fc7e743f4f418dc553a",
"checked": "2026-10-07",
"checked_by": "factory/step_pose.py (Z-up, origin, seat, binding)"
},
{
"file": "st485bdr-etched.step",
"role": "eda",
"up": "Z",
"units": "mm",
"origin": "footprint origin = pad-pattern centre",
"seat": "z = 0",
"extents_mm": [
6,
4.9,
1.75
],
"zmin_mm": 0,
"centre_offset_mm": 0,
"footprint_binding": "identity",
"sha256": "26233b28bfec25b0fa4eee406975ca47061dbf497ce2d4a83fa41d379f9f05cf",
"checked": "2026-10-07",
"checked_by": "factory/step_pose.py (Z-up, origin, seat, binding)"
}
]
},
"metadata": {
"specs": {
"Manufacturer": "STMicroelectronics",
"Package": "SOIC-8",
"Category": "Interface",
"Pins": "8"
}
},
"sections": [
"hero",
"viewers",
"readme",
"breadcrumbs",
"info"
],
"discovery_triggers": [
"st485bdr"
],
"discovery_pitch": "ST485BDR (STMicroelectronics) component page with datasheet-verified CAD.",
"author": {
"name": "Ray"
},
"dependencies": {},
"hero": {
"type": "image",
"path": "docs/hero.png"
},
"files": [
"page.json",
"README.md",
"st485bdr.kicad_sym",
"st485bdr.kicad_mod",
"st485bdr.glb",
"st485bdr.step",
"st485bdr-etched.step",
"st485bdr.lbr",
"docs/hero.png",
"docs/st485bdr-datasheet.pdf",
"viewers/symbol.html",
"viewers/footprint.html"
],
"visibility": {
"public": true
},
"variants": [
{
"mpn": "ST485BDR",
"kind": "packaging"
},
{
"mpn": "ST485BDRCDR",
"kind": "packaging"
},
{
"mpn": "ST485BDRBN",
"kind": "packaging"
},
{
"mpn": "ST485BDRCN",
"kind": "packaging"
}
],
"updated_at": "2026-09-25T08:25:56.212Z"
}