component
ST1S40IDR
Public Made by Adomby adom
STMicroelectronics DC-DC Converters, SOIC-8. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.
3D Model
Open in new tab ↗
Loads on click. Unloads only if this page sits in the background.
Symbol & Footprint
Schematic Symbol
Open full view ↗Loads on click. Unloads only if this page sits in the background.
PCB Footprint
Open full view ↗Loads on click. Unloads only if this page sits in the background.
Datasheet
Open in new tab ↗Loads on click. Unloads only if this page sits in the background.
README
markdownST1S40IDR
STMicroelectronics · DC-DC Converters · SOIC-8
ST1S40IDR from STMicroelectronics, in a SOIC-8. Pinout and pin descriptions extracted from the manufacturer datasheet by ds2sf; symbol, footprint, and 3D from KiCad-official CAD.
Pinout
| Pin | Name | Type | Function |
|---|---|---|---|
| 1 | SW | output | Regulator output switching pin connecting to the external inductor, switching between ground and VIN at 850 kHz switching frequency. |
| 2 | PGND | power_in | Power ground return path for low-side MOSFET driver and output stage circuits. |
| 3 | VINA | power_in | Unregulated DC input voltage with operating range from 4.0 V to 18 V. |
| 4 | EN | input | Enable control input; device turns ON when EN > 1.2 V and turns OFF when EN < 0.4 V, with internal pull-down to disable when floating. |
| 5 | FB | input | Feedback input for output voltage regulation at 0.8 V nominal; external resistor divider required for higher output voltages. |
| 6 | AGND | power_in | Analog ground reference for feedback circuit and error amplifier. |
| 7 | GND | power_in | Ground connection for improved current distribution. |
| 8 | VINSW | power_in | Power input voltage directly connected to high-side MOSFET; bypass capacitor required to minimize input voltage spikes. |
Key specifications
| Parameter | Value |
|---|---|
| Manufacturer | STMicroelectronics |
| Package | SOIC-8 |
| Category | Power Management (PMIC) |
| Pins | 8 |
CAD (KiCad official)
- Symbol:
ST1S40IDR - Footprint:
Package_SO:SOIC-8_3.9x4.9mm_P1.27mm - 3D model: SOIC-8 (KiCad packages3D, STEP)
- 3D model files:
st1s40idr-etched.step/st1s40idr-etched.glbcarry the MPN laser-etched on the die in a toggleableAdom.LaserEtchgroup (Fusion-ready);st1s40idr.step/st1s40idr.glbare the bare package body.
Provenance
Data extracted from the manufacturer datasheet, not a distributor listing:
- Datasheet: STMicroelectronics datasheet (29 pp, sha256
a9f5e2e45241756b, retrieved 2026-09-22, tier: lcsc) - Extractor: parts-factory
2.0.0/extract_pins 0.2, primaryclaude-haiku-4-5-20251001(text), consensusclaude-sonnet-5(agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish. - CAD: KiCad official libraries (CC-BY-SA 4.0).