component

SSA24-E3

Public Made by Adom

by adom

Vishay Intertech Schottky Barrier Diodes (SBD), DO-214AC. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.

componentdiodesssa24-e3factory-2.0.0extractor-text
Overview Files Discover Packages Releases Dependencies Issues Breadcrumbs Pull Requests Activity
main
ssa24-e3 / README.md
History Download
Ray Publish 0.1.0 4d2ae9f 3d ago

SSA24-E3

Vishay Intertech · Schottky Barrier Diodes (SBD) · DO-214AC

SSA24-E3 from Vishay Intertech, in a DO-214AC. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 K passive Cathode terminal, marked by the color band on the package; the 40 V (VRRM) Schottky rectifier conducts 2.0 A average when this end is negative relative to the anode.
2 A passive Anode terminal at the end opposite the cathode color band; forward voltage is 0.49 V max at 2.0 A and TJ = 25 °C.

Key specifications

Parameter Value
Manufacturer Vishay Intertech
Package DO-214AC
Category Diodes
Pins 2

Electrical characteristics

Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).

Parameter Symbol Min Typ Max Unit Conditions Page
Maximum instantaneous forward voltage VF 0.45 0.49 V 2.0 A, TJ = 25 °C 2
Maximum instantaneous forward voltage VF 0.36 0.42 V 2.0 A, TJ = 125 °C 2
Maximum reverse current at rated VR IR 0.2 mA TJ = 25 °C 2
Maximum reverse current at rated VR IR 12 20 mA TJ = 125 °C 2
Maximum repetitive peak reverse voltage VRRM 40 V TA = 25 °C 1
Maximum RMS voltage VRMS 28 V TA = 25 °C 1
Maximum DC blocking voltage VDC 40 V TA = 25 °C 1
Maximum average forward rectified current IF(AV) 2 A at TL (fig. 1) 1
Peak forward surge current IFSM 60 A 8.3 ms single half sine-wave superimposed on rated load 1
Non-repetitive avalanche energy EAS 11.25 mJ TA = 25 °C, IAS = 1.5 A, L = 10 mH 1
Voltage rate of change dV/dt 10000 V/μs rated VR 1
Operating junction temperature range TJ -65 150 °C 1
Storage temperature range TSTG -65 150 °C 1
Typical thermal resistance junction to ambient RθJA 110 °C/W Aluminum substrate mounted 2
Typical thermal resistance junction to lead RθJL 28 °C/W Aluminum substrate mounted 2

Materials and finish

As the datasheet states them (page.json metadata.appearance; the 3D model's colours follow it).

Part Material Colour / plating Datasheet says Page
contacts tin Terminals: Matte tin plated leads, solderable per J-STD-002 and JESD 22-B102 1

CAD (KiCad official)

  • Symbol: SSA24-E3
  • Footprint: Diode_SMD:D_SMA
  • 3D model: DO-214AC (KiCad packages3D, STEP)
  • 3D model files: ssa24-e3-etched.step / ssa24-e3-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); ssa24-e3.step / ssa24-e3.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Vishay Intertech datasheet (4 pp, sha256 eff07730c4bc9ccc, retrieved 2026-10-22, tier: manufacturer)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-sonnet-5-5 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF