component

SR2LARU

Public Made by Adom

by adom

STMicroelectronics Monitors & Reset Circuits, UDFN-6(1.3x1.6). Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.

componentpower supply chipsr2larufactory-2.0.0extractor-text
Overview Files Discover Packages Releases Dependencies Issues Breadcrumbs Pull Requests Activity
main
Download ZIP Propose a change
Generated by kicad-footprint-generator · KiCad file format 20260206
Name Last commit message Last updated
docs Publish 0.1.0 · Ray 1d ago
viewers sr2laru: viewers · Ray 1d ago
package.json Publish 0.1.0 · Ray 1d ago
page.json Set visibility: public · Ray 1d ago
README.md Initial commit: component/sr2laru · Ray 1d ago
sr2laru-etched.glb sr2laru: factory component page (tier=lcsc) · Ray 1d ago
sr2laru-etched.step sr2laru: factory component page (tier=lcsc) · Ray 1d ago
sr2laru-hero.glb sr2laru: hero GLB from the etched model (keeps the MPN mark) · Ray 1d ago
sr2laru-hero.overlay.json Publish 0.1.0 · Ray 1d ago
sr2laru.glb Publish 0.1.0 · Ray 1d ago
sr2laru.kicad_mod Publish 0.1.0 · Ray 1d ago
sr2laru.kicad_sym Publish 0.1.0 · Ray 1d ago
sr2laru.lbr Publish 0.1.0 · Ray 1d ago
sr2laru.step Publish 0.1.0 · Ray 1d ago

SR2LARU

STMicroelectronics · Monitors & Reset Circuits · UDFN-6(1.3x1.6)

SR2LARU from STMicroelectronics, in a UDFN-6(1.3x1.6). Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 VSS power_in Ground pin for the device; a 0.1 µF ceramic decoupling capacitor is recommended between VCC and VSS, as close to the device as possible.
2 SR1 input Secondary push-button Smart Reset input, active low, which must be held active together with SR0 for at least tSRC (6.0 s typ. for SR2LARU) to assert RST; VIH is 0.85 V to 5.5 V and VIL is up to 0.3 V.
3 RST output Active-low open-drain reset output with no internal pull-up on this variant, so an external pull-up is required; VOL is 0.3 V max when sinking 3.2 mA at VCC ≤ 4.5 V, and the output stays valid down to VCC = 1 V.
4 NC unconnected Not connected (not bonded internally); the datasheet says it should be connected to VSS.
5 SR0 input Primary push-button Smart Reset input, active low, which must be held active together with SR1 for at least tSRC to assert RST; driving it to VCC + 0.9 V to VCC + 1.4 V enters test mode.
6 VCC power_in Positive supply voltage, 1.65 V to 5.5 V (absolute maximum -0.3 V to 7 V), with a 0.1 µF ceramic decoupling capacitor recommended between VCC and VSS.

Key specifications

Parameter Value
Manufacturer STMicroelectronics
Package UDFN-6(1.3x1.6)
Category Power Supply Chip
Pins 6

CAD (KiCad official)

  • Symbol: SR2LARU
  • Footprint: Package_DFN_QFN:DFN-6_1.6x1.3mm_P0.4mm
  • 3D model: UDFN-6(1.3x1.6), generated from the KiCad footprint (body from the F.Fab outline, terminals on the pads, 0.55 mm nominal QFN height). Neither the vendor nor KiCad ships a 3D model for this package, so the dimensions are nominal, not the manufacturer's CAD (STEP)
  • 3D model files: sr2laru-etched.step / sr2laru-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); sr2laru.step / sr2laru.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: STMicroelectronics datasheet (22 pp, sha256 08d927275f1457ef, retrieved 2026-10-08, tier: lcsc)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-5-5 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF