component
SP720ABTG
Public Made by Adomby adom
Littelfuse ESD And Surge Protection (TVS/ESD), SOIC-16. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.
main
123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408
{
"schema_version": 1,
"type": "component",
"slug": "sp720abtg",
"title": "SP720ABTG",
"brief": "Littelfuse ESD And Surge Protection (TVS/ESD), SOIC-16. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.",
"version": "0.1.0",
"license": "CC-BY-SA-4.0",
"tags": [
"component",
"circuit protection",
"sp720abtg",
"factory-2.0.0",
"extractor-text"
],
"component": {
"mpn": "SP720ABTG",
"manufacturer": "Littelfuse",
"package": "SOIC-16",
"pin_count": 16,
"category": "Circuit Protection",
"subcategory": "ESD And Surge Protection (TVS/ESD)",
"datasheet": "https://jlcpcb.com/api/file/downloadByFileSystemAccessId/8588884664656809984",
"parts": {
"symbol": "sp720abtg.kicad_sym",
"footprint": "sp720abtg.kicad_mod",
"model_3d": "sp720abtg-hero.glb",
"model_3d_plain": "sp720abtg-etched.glb",
"model_3d_step": "sp720abtg-etched.step",
"model_3d_step_plain": "sp720abtg.step",
"lbr": "sp720abtg.lbr"
},
"distributor_links": {
"lcsc": "C434726"
},
"distributor_check": {
"checked_at": "2026-10-18T07:51:42Z",
"source": "Component Ocean /api/assign-pns",
"digikey": {
"pn": null,
"status": "quota"
},
"mouser": {
"pn": null,
"status": "quota"
}
},
"pins": [
{
"number": "1",
"name": "IN",
"type": "input",
"description": "Protected signal input that is clamped to V+ when it rises more than one VBE above V+, with a single-ended range to +30V and a differential range to ±15V."
},
{
"number": "2",
"name": "IN",
"type": "input",
"description": "Protected signal input that is clamped to V+ when it rises more than one VBE above V+, with a single-ended range to +30V and a differential range to ±15V."
},
{
"number": "3",
"name": "IN",
"type": "input",
"description": "Protected signal input that is clamped to V+ when it rises more than one VBE above V+, with a single-ended range to +30V and a differential range to ±15V."
},
{
"number": "4",
"name": "IN",
"type": "input",
"description": "Protected signal input that is clamped to V+ when it rises more than one VBE above V+, with a single-ended range to +30V and a differential range to ±15V."
},
{
"number": "5",
"name": "IN",
"type": "input",
"description": "Protected signal input that is clamped to V+ when it rises more than one VBE above V+, with a single-ended range to +30V and a differential range to ±15V."
},
{
"number": "6",
"name": "IN",
"type": "input",
"description": "Protected signal input that is clamped to V+ when it rises more than one VBE above V+, with a single-ended range to +30V and a differential range to ±15V."
},
{
"number": "7",
"name": "IN",
"type": "input",
"description": "Protected signal input that is clamped to V+ when it rises more than one VBE above V+, with a single-ended range to +30V and a differential range to ±15V."
},
{
"number": "8",
"name": "V-",
"type": "power_in",
"description": "Negative supply pin; an input is clamped to V- when it falls one VBE diode threshold below V-, and the supply (V+) - (V-) operating range is 2V to 30V."
},
{
"number": "9",
"name": "IN",
"type": "input",
"description": "Protected signal input that is clamped to V+ when it rises more than one VBE above V+, with a single-ended range to +30V and a differential range to ±15V."
},
{
"number": "10",
"name": "IN",
"type": "input",
"description": "Protected signal input that is clamped to V+ when it rises more than one VBE above V+, with a single-ended range to +30V and a differential range to ±15V."
},
{
"number": "11",
"name": "IN",
"type": "input",
"description": "Protected signal input that is clamped to V+ when it rises more than one VBE above V+, with a single-ended range to +30V and a differential range to ±15V."
},
{
"number": "12",
"name": "IN",
"type": "input",
"description": "Protected signal input that is clamped to V+ when it rises more than one VBE above V+, with a single-ended range to +30V and a differential range to ±15V."
},
{
"number": "13",
"name": "IN",
"type": "input",
"description": "Protected signal input that is clamped to V+ when it rises more than one VBE above V+, with a single-ended range to +30V and a differential range to ±15V."
},
{
"number": "14",
"name": "IN",
"type": "input",
"description": "Protected signal input that is clamped to V+ when it rises more than one VBE above V+, with a single-ended range to +30V and a differential range to ±15V."
},
{
"number": "15",
"name": "IN",
"type": "input",
"description": "Protected signal input that is clamped to V+ when it rises more than one VBE above V+, with a single-ended range to +30V and a differential range to ±15V."
},
{
"number": "16",
"name": "V+",
"type": "power_in",
"description": "Positive supply pin; the SCR clamp to V+ triggers at one VBE diode threshold above V+, and the supply (V+) - (V-) operating range is 2V to 30V with absolute maximum 35V."
}
],
"provenance": {
"extractor": "extract_pins 0.3",
"factory_chain": {
"factory": "2.0.0",
"extractor": "extract_pins 0.3",
"primary_model": "claude-haiku-5-5",
"primary_mode": "text",
"consensus_model": "claude-sonnet-5-5",
"consensus": "agreed",
"guards": "pin_guards 0.1: passed",
"guard_notes": [
"extractor flagged: The pin-number-to-label mapping comes from a figure whose text layer is scrambled. Pins 8 (V-) and 1; The SOIC package drawing states 'Terminal numbers are shown for reference only.' Confirm pin 1 posit; The datasheet lists dual-pin parallel pairs (1+2, 3+4, 5+6, 7+9, 10+11, 12+13, 14+15) for higher pea"
],
"pages_sent": 6,
"cost_usd": 0.0638,
"at": "2026-10-18T07:49:59"
},
"datasheet": {
"url": "https://jlcpcb.com/api/file/downloadByFileSystemAccessId/8588884664656809984",
"pages": 6,
"sha256": "070ba288abaa9564",
"source_tier": "lcsc"
},
"cad": "KiCad official (CC-BY-SA 4.0)",
"pins": {
"total": 16,
"described": 16,
"cites_pages": true,
"refuses_to_fabricate": true
}
},
"viewers": {
"symbol": "viewers/symbol.html",
"footprint": "viewers/footprint.html"
},
"models_3d": [
{
"file": "sp720abtg.step",
"role": "plain",
"up": "Z",
"units": "mm",
"origin": "footprint origin = pad-pattern centre",
"seat": "z = 0",
"extents_mm": [
6,
9.9,
1.75
],
"zmin_mm": 0,
"centre_offset_mm": 0,
"footprint_binding": "identity",
"sha256": "d5eeddb4c0b304dc61950919b126fc61d7586abd5f16ab71a2a79759ec6498bf",
"checked": "2026-10-18",
"checked_by": "factory/step_pose.py (Z-up, origin, seat, binding)"
},
{
"file": "sp720abtg-etched.step",
"role": "eda",
"up": "Z",
"units": "mm",
"origin": "footprint origin = pad-pattern centre",
"seat": "z = 0",
"extents_mm": [
6,
9.9,
1.75
],
"zmin_mm": 0,
"centre_offset_mm": 0,
"footprint_binding": "identity",
"sha256": "d1bc3aa05b8db803817d572e7e6a8323448ae4f2b1fde0443a550bd128eee198",
"checked": "2026-10-18",
"checked_by": "factory/step_pose.py (Z-up, origin, seat, binding)"
}
]
},
"metadata": {
"specs": {
"Manufacturer": "Littelfuse",
"Package": "SOIC-16",
"Category": "Circuit Protection",
"Pins": "16"
},
"appearance": {
"contacts": {
"quote": "Lead Plating Matte Tin Lead Material Copper Alloy",
"page": 6,
"doc": "ds.pdf",
"material": "Copper Alloy",
"plating": "tin"
},
"version": 1,
"datasheet_sha256": "070ba288abaa9564f2ffd05d03988297515835e30629f92a99c88ba90a77fb75"
},
"characteristics": {
"version": 1,
"source": "datasheet",
"datasheet_sha256": "070ba288abaa9564f2ffd05d03988297515835e30629f92a99c88ba90a77fb75",
"rows": [
{
"name": "Input Leakage Current",
"symbol": "IIN",
"kind": "electrical",
"unit": "nA",
"min": -20,
"typ": 5,
"max": 20,
"conditions": "",
"source_page": 2,
"source": "datasheet"
},
{
"name": "Quiescent Supply Current",
"symbol": "IQUIESCENT",
"kind": "electrical",
"unit": "nA",
"min": null,
"typ": 50,
"max": 200,
"conditions": "",
"source_page": 2,
"source": "datasheet"
},
{
"name": "Operating Voltage Range, VSUPPLY = [(V+) - (V-)]",
"symbol": "VSUPPLY",
"kind": "electrical",
"unit": "V",
"min": 2,
"typ": null,
"max": 30,
"conditions": "",
"source_page": 2,
"source": "datasheet"
},
{
"name": "Continuous Supply Voltage, (V+) - (V-)",
"symbol": "",
"kind": "absolute_maximum",
"unit": "V",
"min": null,
"typ": null,
"max": 35,
"conditions": "",
"source_page": 2,
"source": "datasheet"
},
{
"name": "Forward Peak Current, IIN to VCC, IIN to GND",
"symbol": "",
"kind": "absolute_maximum",
"unit": "A",
"min": -2,
"typ": null,
"max": 2,
"conditions": "100µs",
"source_page": 2,
"source": "datasheet"
},
{
"name": "Maximum Storage Temperature Range",
"symbol": "",
"kind": "absolute_maximum",
"unit": "oC",
"min": -65,
"typ": null,
"max": 150,
"conditions": "",
"source_page": 2,
"source": "datasheet"
},
{
"name": "Maximum Junction Temperature (Plastic Package)",
"symbol": "",
"kind": "absolute_maximum",
"unit": "oC",
"min": null,
"typ": null,
"max": 150,
"conditions": "",
"source_page": 2,
"source": "datasheet"
},
{
"name": "Maximum Lead Temperature (Soldering 20-40s) (SOIC Lead Tips Only)",
"symbol": "",
"kind": "absolute_maximum",
"unit": "oC",
"min": null,
"typ": null,
"max": 260,
"conditions": "Soldering 20-40s, SOIC lead tips only",
"source_page": 2,
"source": "datasheet"
},
{
"name": "Operating Temperature Range",
"symbol": "TA",
"kind": "recommended_operating",
"unit": "oC",
"min": -40,
"typ": null,
"max": 105,
"conditions": "",
"source_page": 2,
"source": "datasheet"
},
{
"name": "Thermal Resistance (Typical, Note 1) θJA, SOIC Package",
"symbol": "θJA",
"kind": "thermal",
"unit": "oC/W",
"min": null,
"typ": 130,
"max": null,
"conditions": "SOIC package; typical, Note 1",
"source_page": 2,
"source": "datasheet"
}
]
}
},
"variants": [],
"sections": [
"hero",
"viewers",
"readme",
"breadcrumbs",
"info"
],
"discovery_triggers": [
"sp720abtg"
],
"discovery_pitch": "SP720ABTG (Littelfuse) component page: datasheet pinout, KiCad symbol, footprint and 3D.",
"author": {
"name": "Ray",
"email": "[email protected]"
},
"dependencies": {},
"hero": {
"type": "image",
"path": "docs/hero.png"
},
"files": [
"page.json",
"README.md",
"sp720abtg.kicad_sym",
"sp720abtg.kicad_mod",
"sp720abtg.glb",
"sp720abtg.step",
"sp720abtg.lbr",
"docs/hero.png",
"docs/sp720abtg-datasheet.pdf",
"viewers/symbol.html",
"viewers/footprint.html",
"sp720abtg-hero.glb",
"sp720abtg-hero.overlay.json",
"sp720abtg-etched.glb"
],
"visibility": {
"public": true
}
}