main
Download ZIP Propose a change
Generated by kicad-footprint-generator · KiCad file format 20260206
Name Last commit message Last updated
docs Publish 0.1.0 · Ray 28d ago
viewers sp6036cp8: viewers · Ray 28d ago
package.json Publish 0.1.0 · Ray 28d ago
page.json Set visibility: public · Ray 28d ago
README.md Publish 0.1.0 · Ray 28d ago
sp6036cp8-etched.glb sp6036cp8: factory component page (tier=lcsc) · Ray 28d ago
sp6036cp8-etched.step sp6036cp8: factory component page (tier=lcsc) · Ray 28d ago
sp6036cp8-hero.glb sp6036cp8: hero GLB from the etched model (keeps the MPN mark) · Ray 28d ago
sp6036cp8-hero.overlay.json Publish 0.1.0 · Ray 28d ago
sp6036cp8.glb Publish 0.1.0 · Ray 28d ago
sp6036cp8.kicad_mod Publish 0.1.0 · Ray 28d ago
sp6036cp8.kicad_sym Publish 0.1.0 · Ray 28d ago
sp6036cp8.lbr Publish 0.1.0 · Ray 28d ago
sp6036cp8.step Publish 0.1.0 · Ray 28d ago

SP6036CP8

Siliup · MOSFETs · SOP-8

SP6036CP8 from Siliup, in a SOP-8. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 S1 passive Source of the N-channel MOSFET (60V, 5A continuous drain current, RDS(on) typ 35mΩ at VGS=10V).
2 G1 input Gate of the N-channel MOSFET, rated VGS ±20V with threshold 1.0V min to 2.5V max at 250uA.
3 S2 passive Source of the P-channel MOSFET (-60V, -4A continuous drain current, RDS(on) typ 68mΩ at VGS=-10V).
4 G2 input Gate of the P-channel MOSFET, rated VGS ±20V with threshold -1.0V min to -2.5V max at -250uA.
5 D2 passive Drain of the P-channel MOSFET, tied to pin 6, with VDS rating of -60V and pulsed drain current of -16A.
6 D2 passive Drain of the P-channel MOSFET, tied to pin 5, with VDS rating of -60V and pulsed drain current of -16A.
7 D1 passive Drain of the N-channel MOSFET, tied to pin 8, with VDS rating of 60V and pulsed drain current of 20A.
8 D1 passive Drain of the N-channel MOSFET, tied to pin 7, with VDS rating of 60V and pulsed drain current of 20A.

Key specifications

Parameter Value
Manufacturer Siliup
Package SOP-8
Category Transistors/Thyristors
Pins 8

CAD (KiCad official)

  • Symbol: SP6036CP8
  • Footprint: Package_SO:SOIC-8_3.9x4.9mm_P1.27mm
  • 3D model: SOP-8 (KiCad packages3D, STEP)
  • 3D model files: sp6036cp8-etched.step / sp6036cp8-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); sp6036cp8.step / sp6036cp8.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Siliup datasheet (8 pp, sha256 2b29b5615203d55b, retrieved 2026-10-10, tier: lcsc)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-sonnet-5-5 (text+vision), consensus claude-opus-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF