Loads when you scroll to it. Unloads after 5 minutes in the background.

Symbol & Footprint

Schematic Symbol

Open full view ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.

PCB Footprint

Open full view ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.
Loads when you scroll to it. Unloads after 5 minutes in the background.
Download PDF
Contents

README

markdown

SP485RCN-L

MaxLinear · Pre-ordered Chips · SOIC-8

SP485RCN-L from MaxLinear, in a SOIC-8. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 RO output Receiver output, tri-stated when RE is HIGH and driven HIGH when the inputs are open (fail-safe).
2 RE input Receiver output enable, active LOW; logic HIGH tri-states the receiver output (VIL 0.8V max, VIH 2.0V min).
3 DE input Driver output enable, active HIGH; logic LOW tri-states the driver outputs to high impedance (>100kΩ).
4 DI input Driver input (VIL 0.8V max, VIH 2.0V min).
5 GND power_in Ground connection.
6 A bidirectional Non-inverting driver output / receiver input, with common-mode range -7V to +12V and 150kΩ typical receiver input impedance.
7 B bidirectional Inverting driver output / receiver input, with common-mode range -7V to +12V and 150kΩ typical receiver input impedance.
8 VCC power_in Positive supply, 4.75V ≤ VCC ≤ 5.25V (absolute maximum +7V).

Key specifications

Parameter Value
Manufacturer MaxLinear
Package SOIC-8
Category Interface ICs
Pins 8

Electrical characteristics

Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).

Parameter Symbol Min Typ Max Unit Conditions Page
Supply Voltage VCC 4.75 5.25 V 3
Operating Temperature Commercial 0 70 ºC Commercial (..C..) 3
Supply Voltage Absolute Maximum VCC 7 V 2
Storage Temperature -65 150 ºC 2
Thermal Resistance 8-pin NSOIC ØJA 62 ºC/W 8-pin NSOIC 2
Logic Input Low VIL 0.8 Volts 2
Logic Input High VIH 2 Volts 2
Logic Output Low VOL 0.4 Volts IOUT = -3.2mA 2
Logic Output High VOH 2.4 Volts IOUT = 1.0mA 2
Driver Open Circuit Voltage 6 Volts 2
Driver Differential Output Voltage 1.5 5 Volts RL = 54Ω, CL = 50pF 2
Driver Balance -0.2 0.2 Volts /VT/ - /VT/ 2
Driver Common-Mode Output 3 Volts 2
Driver Output Current 28 mA RL = 54Ω 2
Driver Short Circuit Current -250 250 mA Terminated in -7V to +12V 2
Driver Maximum Data Rate 5 Mbps RL = 54Ω 2
Driver Output Transition Time 30 ns Rise/fall time, 10% to 90% 2
Driver Propagation Delay tPLH tPLH 60 100 ns See Figures 4 & 6, RDIFF = 54Ω, CL1 = CL2 = 100pF 2
Driver Propagation Delay tPHL tPHL 60 100 ns See Figures 4 & 6, RDIFF = 54Ω, CL1 = CL2 = 100pF 2
Driver Output Skew tSKEW 5 15 ns see Figures 4 and 6, tSKEW = /tDPHL - tDPLH/ 2
Receiver Output Voltage Low VOL 0.4 Volts 2
Receiver Output Voltage High VOH 2.4 Volts 2
Receiver Tri-State Output Current -1 1 µA 0.4V ≤ VOUT ≤ 2.4V; RE = Vcc 2
Receiver Common Mode Range -7 12 Volts 3
Receiver Sensitivity -0.2 0.2 Volts -7V ≤ VCM ≤ +12V 3
Receiver Input Impedance RIN 120 150 kΩ -7V ≤ VCM ≤ +12V 3
Receiver Maximum Data Rate 1 Mbps 3
Receiver Propagation Delay tPHL tPHL 1200 ns See Figures 4 & 8, RDIFF = 54Ω, CL1 = CL2 = 100pF 3
Receiver Propagation Delay tPLH tPLH 1200 ns See Figures 4 & 8, RDIFF = 54Ω, CL1 = CL2 = 100pF 3
Differential Receiver Skew tSKEW 60 ns See Figures 4 & 8, RDIFF = 54Ω, CL1 = CL2 = 100pF, tSKEW = /tPHL - tPLH/ 3
Driver Enable to Output Low 40 500 ns CL = 15pF, see Figures 5 and 7, S1 closed 3
Driver Enable to Output High 40 500 ns CL = 15pF, see Figures 5 and 7, S2 closed 3
Driver Disable Time from Low 40 500 ns CL = 15pF, see Figures 5 and 7, S1 closed 3
Driver Disable Time from High 40 500 ns CL = 15pF, see Figures 5 and 7, S2 closed 3
Receiver Enable to Output Low 40 500 ns CL = 15pF, see Figures 3 and 9, S1 closed 3
Receiver Enable to Output High 40 500 ns CL = 15pF, see Figures 3 and 9, S2 closed 3
Receiver Disable from Low 40 500 ns CL = 15pF, see Figures 3 and 9, S1 closed 3
Receiver Disable from High 40 500 ns CL = 15pF, see Figures 3 and 9, S1 closed 3
Supply Current, No Load ICC 300 500 µA RE = Vcc or 0V, DE = 0V 3
Supply Current, No Load ICC 500 900 µA RE = Vcc or 0V, DE = Vcc 3
Storage Temperature (Environmental) -65 150 ºC 3

CAD (KiCad official)

  • Symbol: SP485RCN-L
  • Footprint: Package_SO:SOIC-8_3.9x4.9mm_P1.27mm
  • 3D model: SOIC-8 (KiCad packages3D, STEP)
  • 3D model files: sp485rcn-l-etched.step / sp485rcn-l-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); sp485rcn-l.step / sp485rcn-l.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: MaxLinear datasheet (9 pp, sha256 8ba266f81708886d, retrieved 2026-10-23, tier: lcsc)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-sonnet-5-5 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF