Loads when you scroll to it. Unloads after 5 minutes in the background.

Symbol & Footprint

Schematic Symbol

Open full view ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.

PCB Footprint

Open full view ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.
Loads when you scroll to it. Unloads after 5 minutes in the background.
Download PDF
Contents

README

markdown

SP4153KT5

Siliup · MOSFETs · SOT-523

SP4153KT5 from Siliup, in a SOT-523. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 G input Gate; ESD protected to 2KV with gate-source voltage limited to ±10V absolute maximum and threshold of 0.30V to 1.00V at 250µA.
2 S passive Source; connects to the body diode anode and the gate ESD protection, with 0.75A continuous drain current rating.
3 D passive Drain; rated for 20V drain-source voltage, 0.75A continuous current and 3A pulsed current.

Key specifications

Parameter Value
Manufacturer Siliup
Package SOT-523
Category Transistors/Thyristors
Pins 3

Electrical characteristics

Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).

Parameter Symbol Min Typ Max Unit Conditions Page
Drain-Source Voltage VDSS 20 V Ta=25℃ 2
Gate-Source Voltage VGSS -10 10 V Ta=25℃ 2
Continuous Drain Current ID 0.75 A Ta=25℃ 2
Pulse Drain Current IDM 3 A Tested 2
Power Dissipation PD 150 mW Ta=25℃ 2
Thermal Resistance Junction-to-Ambient RθJA 833 °C/W 2
Storage Temperature Range TSTG -55 150 °C 2
Operating Junction Temperature Range TJ -55 150 °C 2
Drain-Source Breakdown Voltage BVDSS 20 V VGS=0V , ID=250µA 2
Drain-Source Leakage Current IDSS 1 uA VDS=16V , VGS=0V 2
Gate-Source Leakage Current IGSS -1 1 uA VGS=±10V , VDS=0V 2
Gate Threshold Voltage VGS(th) 0.3 0.65 1 V VDS=VGS , ID=250µA 2
Static Drain-Source On-Resistance RDS(ON) 250 380 mΩ VGS=4.5V , ID=500mA 2
Static Drain-Source On-Resistance RDS(ON) 350 450 mΩ VGS=2.5V , ID=200mA 2
Diode Forward Voltage VSD 1.2 V VGS=0V , IS=1A , TJ=25℃ 2
Input Capacitance Ciss 35 pF VDS=10V , VGS=0V , f=1MHz 2
Output Capacitance Coss 19 pF VDS=10V , VGS=0V , f=1MHz 2
Reverse Transfer Capacitance Crss 9 pF VDS=10V , VGS=0V , f=1MHz 2
Total Gate Charge Qg 0.8 nC VDS=10V , VGS=4.5V , ID=500mA 2
Gate-Source Charge Qgs 0.3 nC VDS=10V , VGS=4.5V , ID=500mA 2
Gate-Drain Charge Qgd 0.16 nC VDS=10V , VGS=4.5V , ID=500mA 2
Turn-On Delay Time td(on) 4 nS VDD=10V VGS=4.5V , RG=10Ω , ID=500mA 2
Turn-On Rise Time tr 19 nS VDD=10V VGS=4.5V , RG=10Ω , ID=500mA 2
Turn-Off Delay Time td(off) 10 nS VDD=10V VGS=4.5V , RG=10Ω , ID=500mA 2
Turn-Off Fall Time tf 21 nS VDD=10V VGS=4.5V , RG=10Ω , ID=500mA 2

CAD (KiCad official)

  • Symbol: SP4153KT5
  • Footprint: Package_TO_SOT_SMD:SOT-523
  • 3D model: SOT-523, generated from the KiCad footprint (body from the F.Fab outline, terminals on the pads, 0.8 mm nominal SOT-523 height). Neither the vendor nor KiCad ships a 3D model for this package, so the dimensions are nominal, not the manufacturer's CAD (STEP)
  • 3D model files: sp4153kt5-etched.step / sp4153kt5-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); sp4153kt5.step / sp4153kt5.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Siliup datasheet (5 pp, sha256 6f4cda4b839b9a73, retrieved 2026-10-22, tier: lcsc)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-sonnet-5-5 (text+vision), consensus claude-opus-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF