component

SP3404T2

Public Made by Adom

by adom

Siliup MOSFETs, SOT-23. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.

componenttransistors-thyristorssp3404t2factory-2.0.0extractor-text
Overview Files Discover Packages Releases Dependencies Issues Breadcrumbs Pull Requests Activity

3D Model

Open in new tab ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.

Symbol & Footprint

Schematic Symbol

Open full view ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.

PCB Footprint

Open full view ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.

Datasheet

Open in new tab ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.
Download PDF
Contents

README

markdown

SP3404T2

Siliup · MOSFETs · SOT-23

SP3404T2 from Siliup, in a SOT-23. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 G input Gate; gate-source voltage limit is ±20 V, with threshold VGS(th) 1 V min, 1.5 V typ, 3 V max at VDS=VGS, ID=250µA.
2 S passive Source; continuous drain current is 5.8 A and the body diode forward voltage is 1.2 V max at IS=1A.
3 D passive Drain; drain-source voltage is 30 V max, with RDS(on) of 23 mΩ typ at VGS=10V and 38 mΩ typ at VGS=4.5V.

Key specifications

Parameter Value
Manufacturer Siliup
Package SOT-23
Category Transistors/Thyristors
Pins 3

Electrical characteristics

Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).

Parameter Symbol Min Typ Max Unit Conditions Page
Drain-Source Voltage VDSS 30 V Ta=25℃ 2
Gate-Source Voltage VGSS -20 20 V Ta=25℃ 2
Continuous Drain Current ID 5.8 A Ta=25℃ 2
Pulse Drain Current IDM 23.2 A Ta=25℃, Tested 2
Power Dissipation PD 1 W Ta=25℃ 2
Thermal Resistance Junction-to-Ambient RθJA 125 °C/W 2
Storage Temperature Range TSTG -55 150 °C 2
Operating Junction Temperature Range TJ -55 150 °C 2
Drain-Source Breakdown Voltage BVDSS 30 V VGS=0V, ID=250µA 2
Drain-Source Leakage Current IDSS 1 uA VDS=24V, VGS=0V 2
Gate-Source Leakage Current IGSS -100 100 nA VGS=±20V, VDS=0V 2
Gate Threshold Voltage VGS(th) 1 1.5 3 V VDS=VGS, ID=250µA 2
Static Drain-Source On-Resistance RDS(ON) 23 28 mΩ VGS=10V, ID=4A 2
Static Drain-Source On-Resistance RDS(ON) 38 47 mΩ VGS=4.5V, ID=3A 2
Diode Forward Voltage VSD 1.2 V VGS=0V, IS=1A, TJ=25℃ 2
Input Capacitance Ciss 420 pF VDS=15V, VGS=0V, f=1MHz 2
Output Capacitance Coss 60 pF VDS=15V, VGS=0V, f=1MHz 2
Reverse Transfer Capacitance Crss 53 pF VDS=15V, VGS=0V, f=1MHz 2
Total Gate Charge Qg 9 nC VDS=15V, VGS=4.5V, ID=3A 2
Gate-Source Charge Qgs 1.9 nC VDS=15V, VGS=4.5V, ID=3A 2
Gate-Drain Charge Qgd 2.1 nC VDS=15V, VGS=4.5V, ID=3A 2
Turn-On Delay Time td(on) 5 nS VDD=15V, VGS=10V, RG=3.3Ω, ID=4A 2
Turn-On Rise Time tr 11 nS VDD=15V, VGS=10V, RG=3.3Ω, ID=4A 2
Turn-Off Delay Time td(off) 14 nS VDD=15V, VGS=10V, RG=3.3Ω, ID=4A 2
Turn-Off Fall Time tf 2.1 nS VDD=15V, VGS=10V, RG=3.3Ω, ID=4A 2

CAD (KiCad official)

  • Symbol: SP3404T2
  • Footprint: Package_TO_SOT_SMD:SOT-23
  • 3D model: SOT-23 (KiCad packages3D, STEP)
  • 3D model files: sp3404t2-etched.step / sp3404t2-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); sp3404t2.step / sp3404t2.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Siliup datasheet (5 pp, sha256 88367be3480996d5, retrieved 2026-10-22, tier: lcsc)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-sonnet-5-5 (text+vision), consensus claude-opus-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF