Loads when you scroll to it. Unloads after 5 minutes in the background.

Symbol & Footprint

Schematic Symbol

Open full view ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.

PCB Footprint

Open full view ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.
Loads when you scroll to it. Unloads after 5 minutes in the background.
Download PDF
Contents

README

markdown

SP2526A-2EN-L

MaxLinear · Power Distribution Switches · SOIC-8

SP2526A-2EN-L from MaxLinear, in a SOIC-8. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 ENA input Enable input for channel A; active low on the SP2526A-2 (active high on the SP2526A-1).
2 FLGA output Active-low, open-drained fault flag output for channel A that signals current limit and, during normal operation (ENA and/or ENB active), also thermal shutdown or undervoltage.
3 FLGB output Active-low, open-drained fault flag output for channel B that signals current limit and, during normal operation (ENA and/or ENB active), also thermal shutdown or undervoltage.
4 ENB input Enable input for channel B; active low on the SP2526A-2 (active high on the SP2526A-1).
5 OUTB power_out Output of the channel B MOSFET source, typically connected to the switched side of the load.
6 GND power_in Ground.
7 IN power_in Power supply input, operating range +3.0V to +5.5V with a 7.0V absolute maximum; a 0.1μF to 1μF bypass capacitor from IN to GND is strongly recommended.
8 OUTA power_out Output of the channel A MOSFET source, typically connected to the switched side of the load.

Key specifications

Parameter Value
Manufacturer MaxLinear
Package SOIC-8
Category Power Management (PMIC)
Pins 8

Electrical characteristics

Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).

Parameter Symbol Min Typ Max Unit Conditions Page
Supply Voltage VIN 7 V 2
Fault Flag Voltage VFLG 7 V 2
Enable Input Voltage VEN -0.3 15 V 2
Storage Temperature -65 150 °C 2
Soldering Temperature 260 °C 10 sec 2
Maximum Junction Temperature 125 °C 2
Power Dissipation (NSOIC-8) 500 mW derate 6.14mW/°C above 70°C 2
Ambient Temperature Range -40 85 °C 2
Input Voltage Range VIN 3 5.5 V Input voltage range as stated in the features list 1
Supply Current (off-state) 0.75 5 µA VEN = Logic 0, OUT = open 2
Supply Current (on-state) 110 160 µA VEN = Logic 1, OUT = open 2
Enable Input Voltage (logic 0) 0.8 V VEN = Logic 0 2
Enable Input Voltage (logic 1) 2 V VEN = Logic 1 2
Enable Input Current (logic 0) 0.01 1 µA VEN = Logic 0 2
Enable Input Current (logic 1) 0.01 1 µA VEN = Logic 1 2
Output MOSFET Resistance 110 150 mΩ 2
Output turn-on rise time 1000 4000 µs RL=10Ω, each output 2
Output turn-off delay 0.8 20 µs RL=10Ω, each output 2
Output turn-off fall time 0.7 20 µs RL=10Ω, each output 2
Current limit threshold 0.6 1 1.25 A 2
Error Flag Output Resistance 10 25 Ω VIN=5V, IL=10mA 2
Error Flag Output Resistance 15 40 Ω VIN=3.3V, IL=10mA 2
Error Flag Current 0.01 1 µA VFLAG=5V 2

CAD (KiCad official)

  • Symbol: SP2526A-2EN-L
  • Footprint: Package_SO:SOIC-8_3.9x4.9mm_P1.27mm
  • 3D model: SOIC-8 (KiCad packages3D, STEP)
  • 3D model files: sp2526a-2en-l-etched.step / sp2526a-2en-l-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); sp2526a-2en-l.step / sp2526a-2en-l.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: MaxLinear datasheet (9 pp, sha256 d9057af736ed350d, retrieved 2026-10-17, tier: lcsc)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-5-5 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF