component
SP20P18T1
Public Made by Adomby adom
Siliup MOSFETs, SOT-23-3L. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.
3D Model
Open in new tab ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.
Symbol & Footprint
Schematic Symbol
Open full view ↗Loads when you scroll to it. Unloads after 5 minutes in the background.
PCB Footprint
Open full view ↗Loads when you scroll to it. Unloads after 5 minutes in the background.
Datasheet
Open in new tab ↗Loads when you scroll to it. Unloads after 5 minutes in the background.
README
markdownSP20P18T1
Siliup · MOSFETs · SOT-23-3L
SP20P18T1 from Siliup, in a SOT-23-3L. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.
Pinout
| Pin | Name | Type | Function |
|---|---|---|---|
| 1 | G | input | Gate; gate-source voltage limited to ±10 V absolute maximum, threshold VGS(th) -0.4 to -1.1 V at ID=-250µA. |
| 2 | S | passive | Source of the P-channel MOSFET; body diode runs from drain to source with forward voltage max -1.2 V at IS=-1A. |
| 3 | D | passive | Drain; drain-source voltage rated -20 V, continuous drain current -7 A, pulsed -28 A. |
Key specifications
| Parameter | Value |
|---|---|
| Manufacturer | Siliup |
| Package | SOT-23-3L |
| Category | Transistors/Thyristors |
| Pins | 3 |
Electrical characteristics
Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).
| Parameter | Symbol | Min | Typ | Max | Unit | Conditions | Page |
|---|---|---|---|---|---|---|---|
| Drain-Source Voltage | VDSS | -20 | V | 2 | |||
| Gate-Source Voltage | VGSS | -10 | 10 | V | 2 | ||
| Continuous Drain Current | ID | -7 | A | 2 | |||
| Pulse Drain Current Tested | IDM | -28 | A | 2 | |||
| Power Dissipation | PD | 1.3 | W | 2 | |||
| Storage Temperature Range | TSTG | -55 | 150 | °C | 2 | ||
| Operating Junction Temperature Range | TJ | -55 | 150 | °C | 2 | ||
| Thermal Resistance Junction-to-Ambient | RθJA | 96 | °C/W | 2 | |||
| Drain-Source Breakdown Voltage | BVDSS | -20 | V | VGS=0V, ID=-250µA | 2 | ||
| Drain-Source Leakage Current | IDSS | -1 | uA | VDS=-16V, VGS=0V | 2 | ||
| Gate-Source Leakage Current | IGSS | -100 | 100 | nA | VGS=±10V, VDS=0V | 2 | |
| Gate Threshold Voltage | VGS(th) | -0.4 | -0.7 | -1.1 | V | VDS=VGS, ID=-250µA | 2 |
| Static Drain-Source On-Resistance | RDS(ON) | 18 | 26 | mΩ | VGS=-4.5V, ID=-5A | 2 | |
| Static Drain-Source On-Resistance | RDS(ON) | 28 | 36 | mΩ | VGS=-2.5V, ID=-4A | 2 | |
| Diode Forward Voltage | VSD | -1.2 | V | VGS=0V, IS=-1A, TJ=25℃ | 2 |
CAD (KiCad official)
- Symbol:
SP20P18T1 - Footprint:
Package_TO_SOT_SMD:SOT-23-3 - 3D model: SOT-23-3L (KiCad packages3D, STEP)
- 3D model files:
sp20p18t1-etched.step/sp20p18t1-etched.glbcarry the MPN laser-etched on the die in a toggleableAdom.LaserEtchgroup (Fusion-ready);sp20p18t1.step/sp20p18t1.glbare the bare package body.
Provenance
Data extracted from the manufacturer datasheet, not a distributor listing:
- Datasheet: Siliup datasheet (5 pp, sha256
72b8ce903520b32f, retrieved 2026-10-19, tier: lcsc) - Extractor: parts-factory
2.0.0/extract_pins 0.3, primaryclaude-sonnet-5-5(text+vision), consensusclaude-opus-5-5(agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish. - CAD: KiCad official libraries (CC-BY-SA 4.0).