main
History Download
Ray Publish 0.1.0 d225c02 20d ago

SP1022CP8

Siliup · MOSFETs · SOP-8

SP1022CP8 from Siliup, in a SOP-8. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 S1 passive Source of MOSFET 1 (N-channel, 100V, 2.5A).
2 G1 input Gate of MOSFET 1 (N-channel), VGS rated ±20V.
3 S2 passive Source of MOSFET 2 (P-channel, -100V, -2.5A).
4 G2 input Gate of MOSFET 2 (P-channel), VGS rated ±20V.
5 D2 passive Drain of MOSFET 2 (P-channel), tied internally with pin 6; VDS rated -100V.
6 D2 passive Drain of MOSFET 2 (P-channel), tied internally with pin 5; VDS rated -100V.
7 D1 passive Drain of MOSFET 1 (N-channel), tied internally with pin 8; VDS rated 100V.
8 D1 passive Drain of MOSFET 1 (N-channel), tied internally with pin 7; VDS rated 100V.

Key specifications

Parameter Value
Manufacturer Siliup
Package SOP-8
Category Transistors/Thyristors
Pins 8

CAD (KiCad official)

  • Symbol: SP1022CP8
  • Footprint: Package_SO:SOIC-8_3.9x4.9mm_P1.27mm
  • 3D model: SOP-8 (KiCad packages3D, STEP)
  • 3D model files: sp1022cp8-etched.step / sp1022cp8-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); sp1022cp8.step / sp1022cp8.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Siliup datasheet (8 pp, sha256 33aa54bebba791ef, retrieved 2026-10-09, tier: lcsc)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-sonnet-5-5 (text+vision), consensus claude-opus-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF