component

SP1001-05JTG

Public Made by Adom

by adom

TECH PUBLIC ESD And Surge Protection (TVS/ESD), SOT-363. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.

componentcircuit protectionsp1001-05jtgfactory-2.0.0extractor-text
Overview Files Discover Packages Releases Dependencies Issues Breadcrumbs Pull Requests Activity
main
Download ZIP Propose a change
Generated by kicad-footprint-generator · KiCad file format 20260206
Name Last commit message Last updated
docs Publish 0.1.0 · Ray 17d ago
viewers sp1001-05jtg: viewers · Ray 17d ago
package.json Publish 0.1.0 · Ray 17d ago
page.json Set visibility: public · Ray 17d ago
README.md Publish 0.1.0 · Ray 17d ago
sp1001-05jtg-etched.glb Publish 0.1.0 · Ray 17d ago
sp1001-05jtg-etched.step sp1001-05jtg: factory component page (tier=lcsc) · Ray 17d ago
sp1001-05jtg-hero.glb sp1001-05jtg: hero GLB from the etched model (keeps the MPN mark) · Ray 17d ago
sp1001-05jtg-hero.overlay.json Publish 0.1.0 · Ray 17d ago
sp1001-05jtg.glb Publish 0.1.0 · Ray 17d ago
sp1001-05jtg.kicad_mod Publish 0.1.0 · Ray 17d ago
sp1001-05jtg.kicad_sym Publish 0.1.0 · Ray 17d ago
sp1001-05jtg.lbr Publish 0.1.0 · Ray 17d ago
sp1001-05jtg.step Publish 0.1.0 · Ray 17d ago

SP1001-05JTG

TECH PUBLIC · ESD And Surge Protection (TVS/ESD) · SOT-363

SP1001-05JTG from TECH PUBLIC, in a SOT-363. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 I/O1 passive I/O line protected by the TVS array (Note 1 lists pins 1, 3, 4, 5 and 6 as I/O); working voltage 5V, ESD ±30kV air/contact per IEC 61000-4-2.
2 GND power_in Common ground/return pin shared by the diode array in the pin configuration diagram; it is the only pin not listed as I/O in Note 1.
3 I/O2 passive I/O line protected by the TVS array (Note 1 lists pins 1, 3, 4, 5 and 6 as I/O); working voltage 5V, ESD ±30kV air/contact per IEC 61000-4-2.
4 I/O3 passive I/O line protected by the TVS array (Note 1 lists pins 1, 3, 4, 5 and 6 as I/O); working voltage 5V, ESD ±30kV air/contact per IEC 61000-4-2.
5 I/O4 passive I/O line protected by the TVS array (Note 1 lists pins 1, 3, 4, 5 and 6 as I/O); working voltage 5V, ESD ±30kV air/contact per IEC 61000-4-2.
6 I/O5 passive I/O line protected by the TVS array (Note 1 lists pins 1, 3, 4, 5 and 6 as I/O); working voltage 5V, ESD ±30kV air/contact per IEC 61000-4-2.

Key specifications

Parameter Value
Manufacturer TECH PUBLIC
Package SOT-363
Category Circuit Protection
Pins 6

CAD (KiCad official)

  • Symbol: SP1001-05JTG
  • Footprint: Package_TO_SOT_SMD:SOT-363_SC-70-6
  • 3D model: SOT-363 (KiCad packages3D, STEP)
  • 3D model files: sp1001-05jtg-etched.step / sp1001-05jtg-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); sp1001-05jtg.step / sp1001-05jtg.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: TECH PUBLIC datasheet (4 pp, sha256 04288b7e92c2569d, retrieved 2026-10-18, tier: lcsc)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-sonnet-5-5 (vision), consensus claude-opus-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF