main
Download ZIP Propose a change
Generated by kicad-footprint-generator · KiCad file format 20260206
Name Last commit message Last updated
docs Publish 0.1.0 · Ray 7d ago
viewers sp1001-04xtg: viewers · Ray 7d ago
package.json Publish 0.1.0 · Ray 7d ago
page.json Set visibility: public · Ray 7d ago
README.md Publish 0.1.0 · Ray 7d ago
sp1001-04xtg-etched.glb Publish 0.1.0 · Ray 7d ago
sp1001-04xtg-etched.step sp1001-04xtg: factory component page (tier=lcsc) · Ray 7d ago
sp1001-04xtg-hero.glb sp1001-04xtg: hero GLB from the etched model (keeps the MPN mark) · Ray 7d ago
sp1001-04xtg-hero.overlay.json Publish 0.1.0 · Ray 7d ago
sp1001-04xtg.glb Publish 0.1.0 · Ray 7d ago
sp1001-04xtg.kicad_mod Publish 0.1.0 · Ray 7d ago
sp1001-04xtg.kicad_sym Publish 0.1.0 · Ray 7d ago
sp1001-04xtg.lbr Publish 0.1.0 · Ray 7d ago
sp1001-04xtg.step Publish 0.1.0 · Ray 7d ago

SP1001-04XTG

Littelfuse · ESD Protection Devices · SOT-553

SP1001-04XTG from Littelfuse, in a SOT-553. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 I/O1 passive ESD-protected I/O line with 8pF typical capacitance, 5.5V maximum reverse standoff voltage, and ±15kV contact / ±30kV air ESD protection (IEC 61000-4-2).
2 GND power_in Common ground pin of the array, connected to signal/shield ground as shown in the application example.
3 I/O2 passive ESD-protected I/O line with 8pF typical capacitance, 5.5V maximum reverse standoff voltage, and ±15kV contact / ±30kV air ESD protection (IEC 61000-4-2).
4 I/O3 passive ESD-protected I/O line with 8pF typical capacitance, 5.5V maximum reverse standoff voltage, and ±15kV contact / ±30kV air ESD protection (IEC 61000-4-2).
5 I/O4 passive ESD-protected I/O line with 8pF typical capacitance, 5.5V maximum reverse standoff voltage, and ±15kV contact / ±30kV air ESD protection (IEC 61000-4-2).

Key specifications

Parameter Value
Manufacturer Littelfuse
Package SOT-553
Category Circuit Protection
Pins 5

Materials and finish

As the datasheet states them (page.json metadata.appearance; the 3D model's colours follow it).

Part Material Colour / plating Datasheet says Page
contacts tin Lead Plating Matte Tin (SC70-x) Pre-Plated Frame (SOT5x3, SOT963) 3

CAD (KiCad official)

  • Symbol: SP1001-04XTG
  • Footprint: Package_TO_SOT_SMD:SOT-553
  • 3D model: SOT-553 (KiCad packages3D, STEP)
  • 3D model files: sp1001-04xtg-etched.step / sp1001-04xtg-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); sp1001-04xtg.step / sp1001-04xtg.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Littelfuse datasheet (7 pp, sha256 ce50409d1a13eb0c, retrieved 2026-11-02, tier: lcsc)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-sonnet-5-5 (text+vision), consensus claude-opus-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF