SN75LVDS9638D

{
  "schema_version": 1,
  "type": "component",
  "slug": "sn75lvds9638d",
  "title": "SN75LVDS9638D",
  "brief": "Texas Instruments LVDS ICs, SOIC-8. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.",
  "version": "0.1.0",
  "license": "CC-BY-SA-4.0",
  "tags": [
    "component",
    "interface",
    "sn75lvds9638d",
    "factory-2.0.0",
    "extractor-text"
  ],
  "component": {
    "mpn": "SN75LVDS9638D",
    "manufacturer": "Texas Instruments",
    "package": "SOIC-8",
    "pin_count": 8,
    "category": "Interface",
    "subcategory": "LVDS ICs",
    "datasheet": "https://www.ti.com/cn/lit/gpn/sn75lvds31",
    "parts": {
      "symbol": "sn75lvds9638d.kicad_sym",
      "footprint": "sn75lvds9638d.kicad_mod",
      "model_3d": "sn75lvds9638d-hero.glb",
      "model_3d_plain": "sn75lvds9638d.glb",
      "model_3d_step": "sn75lvds9638d-etched.step",
      "model_3d_step_plain": "sn75lvds9638d.step",
      "lbr": "sn75lvds9638d.lbr"
    },
    "distributor_links": {
      "lcsc": "C1544418",
      "digikey": "2156-SN75LVDS9638D-ND",
      "mouser": "595-SN75LVDS9638D"
    },
    "distributor_check": {
      "checked_at": "2026-10-11T03:44:06Z",
      "source": "Component Ocean /api/assign-pns",
      "digikey": {
        "pn": "2156-SN75LVDS9638D-ND",
        "status": "found",
        "lifecycle": "Active"
      },
      "mouser": {
        "pn": "595-SN75LVDS9638D",
        "status": "found"
      }
    },
    "pins": [
      {
        "number": "1",
        "name": "VCC",
        "type": "power_in",
        "description": "Single 3.3-V supply input; the recommended supply range is 3 V to 3.6 V, and the driver presents high impedance when VCC = 0."
      },
      {
        "number": "2",
        "name": "1A",
        "type": "input",
        "description": "LVTTL logic input for channel 1 that sets the polarity of the 1Y/1Z differential output, with VIH minimum 2 V and VIL maximum 0.8 V."
      },
      {
        "number": "3",
        "name": "2A",
        "type": "input",
        "description": "LVTTL logic input for channel 2 that sets the polarity of the 2Y/2Z differential output, with VIH minimum 2 V and VIL maximum 0.8 V."
      },
      {
        "number": "4",
        "name": "GND",
        "type": "power_in",
        "description": "Network ground terminal to which all voltages are referenced, except differential I/O bus voltages."
      },
      {
        "number": "5",
        "name": "2Z",
        "type": "output",
        "description": "Inverting LVDS driver output of channel 2, complementary to 2Y, delivering a minimum differential output magnitude of 247 mV into a 100-Ω load when enabled."
      },
      {
        "number": "6",
        "name": "2Y",
        "type": "output",
        "description": "Non-inverting LVDS driver output of channel 2, complementary to 2Z, delivering a minimum differential output magnitude of 247 mV into a 100-Ω load when enabled."
      },
      {
        "number": "7",
        "name": "1Z",
        "type": "output",
        "description": "Inverting LVDS driver output of channel 1, complementary to 1Y, delivering a minimum differential output magnitude of 247 mV into a 100-Ω load when enabled."
      },
      {
        "number": "8",
        "name": "1Y",
        "type": "output",
        "description": "Non-inverting LVDS driver output of channel 1, complementary to 1Z, delivering a minimum differential output magnitude of 247 mV into a 100-Ω load when enabled."
      }
    ],
    "provenance": {
      "extractor": "extract_pins 0.3",
      "factory_chain": {
        "factory": "2.0.0",
        "extractor": "extract_pins 0.3",
        "primary_model": "claude-haiku-5-5",
        "primary_mode": "text",
        "consensus_model": "claude-sonnet-5-5",
        "consensus": "agreed",
        "guards": "pin_guards 0.1: passed",
        "guard_notes": [
          "extractor flagged: The datasheet has no explicit pin-description table for the SN75LVDS9638. Pin descriptions were buil; The SOIC-8 pin-number-to-label assignment comes from the text-extracted TOP VIEW diagram, where numb; The MPN SN75LVDS9638D is the D (SOIC-8) variant, which was extracted here. The DGK (VSSOP-8, marking",
          "1/8 pins cited to the wrong page (name found elsewhere): ['4:GND@p4']"
        ],
        "pages_sent": 19,
        "cost_usd": 0.0671,
        "at": "2026-10-11T03:43:51"
      },
      "datasheet": {
        "url": "https://www.ti.com/cn/lit/gpn/sn75lvds31",
        "pages": 19,
        "sha256": "e919eba951d3c915",
        "source_tier": "lcsc"
      },
      "cad": "KiCad official (CC-BY-SA 4.0)",
      "pins": {
        "total": 8,
        "described": 8,
        "cites_pages": true,
        "refuses_to_fabricate": true
      }
    },
    "viewers": {
      "symbol": "viewers/symbol.html",
      "footprint": "viewers/footprint.html"
    },
    "models_3d": [
      {
        "file": "sn75lvds9638d.step",
        "role": "plain",
        "up": "Z",
        "units": "mm",
        "origin": "footprint origin = pad-pattern centre",
        "seat": "z = 0",
        "extents_mm": [
          6,
          4.9,
          1.75
        ],
        "zmin_mm": 0,
        "centre_offset_mm": 0,
        "footprint_binding": "identity",
        "sha256": "07f46cff378d30e6c27dfd5a03092c795323f86d91c71fc7e743f4f418dc553a",
        "checked": "2026-10-11",
        "checked_by": "factory/step_pose.py (Z-up, origin, seat, binding)"
      },
      {
        "file": "sn75lvds9638d-etched.step",
        "role": "eda",
        "up": "Z",
        "units": "mm",
        "origin": "footprint origin = pad-pattern centre",
        "seat": "z = 0",
        "extents_mm": [
          6,
          4.9,
          1.75
        ],
        "zmin_mm": 0,
        "centre_offset_mm": 0,
        "footprint_binding": "identity",
        "sha256": "6e4aba66f870c1f7a296bd57c6ba5f92c77ce89723bda1dee83c7a725db096eb",
        "checked": "2026-10-11",
        "checked_by": "factory/step_pose.py (Z-up, origin, seat, binding)"
      }
    ]
  },
  "metadata": {
    "specs": {
      "Manufacturer": "Texas Instruments",
      "Package": "SOIC-8",
      "Category": "Interface",
      "Pins": "8"
    }
  },
  "variants": [],
  "sections": [
    "hero",
    "viewers",
    "readme",
    "breadcrumbs",
    "info"
  ],
  "discovery_triggers": [
    "sn75lvds9638d"
  ],
  "discovery_pitch": "SN75LVDS9638D (Texas Instruments) component page: datasheet pinout, KiCad symbol, footprint and 3D.",
  "author": {
    "name": "Ray",
    "email": "[email protected]"
  },
  "dependencies": {},
  "hero": {
    "type": "image",
    "path": "docs/hero.png"
  },
  "files": [
    "page.json",
    "README.md",
    "sn75lvds9638d.kicad_sym",
    "sn75lvds9638d.kicad_mod",
    "sn75lvds9638d.glb",
    "sn75lvds9638d.step",
    "sn75lvds9638d.lbr",
    "docs/hero.png",
    "docs/sn75lvds9638d-datasheet.pdf",
    "viewers/symbol.html",
    "viewers/footprint.html",
    "sn75lvds9638d-hero.glb",
    "sn75lvds9638d-hero.overlay.json"
  ],
  "visibility": {
    "public": true
  }
}