Loads on click. Unloads only if this page sits in the background.

Symbol & Footprint

Schematic Symbol

Open full view ↗
Loads on click. Unloads only if this page sits in the background.

PCB Footprint

Open full view ↗
Loads on click. Unloads only if this page sits in the background.
Loads on click. Unloads only if this page sits in the background.
Download PDF
Contents

README

markdown

SN75LP1185DBR

Texas Instruments · RS232 ICs · SSOP-20-208mil

SN75LP1185DBR from Texas Instruments, in a SSOP-20-208mil. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 VDD power_in Positive supply voltage, recommended 9 V to 15 V (12 V nominal) and absolute maximum 15 V; VCC cannot be greater than VDD.
2 RA1 input Receiver input with recommended input voltage of ±25 V and absolute maximum input voltage range of ±30 V.
3 RA2 input Receiver input with recommended input voltage of ±25 V and absolute maximum input voltage range of ±30 V.
4 RA3 input Receiver input with recommended input voltage of ±25 V and absolute maximum input voltage range of ±30 V.
5 DY1 output Driver output, nominally clamped to ±6 V and able to withstand voltages up to ±15 V without damage.
6 DY2 output Driver output, nominally clamped to ±6 V and able to withstand voltages up to ±15 V without damage.
7 RA4 input Receiver input with recommended input voltage of ±25 V and absolute maximum input voltage range of ±30 V.
8 DY3 output Driver output, nominally clamped to ±6 V and able to withstand voltages up to ±15 V without damage.
9 RA5 input Receiver input with recommended input voltage of ±25 V and absolute maximum input voltage range of ±30 V.
10 VSS power_in Negative supply voltage, recommended -9 V to -15 V (-12 V nominal) and absolute maximum -15 V.
11 GND power_in Network ground terminal, the reference for all device voltage values.
12 RY5 output Receiver logic output with IOH limit of -1 mA, IOL limit of 2 mA, and output voltage range of -0.5 V to 6 V.
13 DA3 input Driver logic input with VIH minimum of 2 V and VIL maximum of 0.8 V.
14 RY4 output Receiver logic output with IOH limit of -1 mA, IOL limit of 2 mA, and output voltage range of -0.5 V to 6 V.
15 DA2 input Driver logic input with VIH minimum of 2 V and VIL maximum of 0.8 V.
16 DA1 input Driver logic input with VIH minimum of 2 V and VIL maximum of 0.8 V.
17 RY3 output Receiver logic output with IOH limit of -1 mA, IOL limit of 2 mA, and output voltage range of -0.5 V to 6 V.
18 RY2 output Receiver logic output with IOH limit of -1 mA, IOL limit of 2 mA, and output voltage range of -0.5 V to 6 V.
19 RY1 output Receiver logic output with IOH limit of -1 mA, IOL limit of 2 mA, and output voltage range of -0.5 V to 6 V.
20 VCC power_in Logic supply voltage, recommended 4.75 V to 5.25 V (5 V nominal), and must not exceed VDD.

Key specifications

Parameter Value
Manufacturer Texas Instruments
Package SSOP-20-208mil
Category Interface
Pins 20

CAD (KiCad official)

  • Symbol: SN75LP1185DBR
  • Footprint: Package_SO:SSOP-20_5.3x7.2mm_P0.65mm
  • 3D model: SSOP-20-208mil (KiCad packages3D, STEP)
  • 3D model files: sn75lp1185dbr-etched.step / sn75lp1185dbr-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); sn75lp1185dbr.step / sn75lp1185dbr.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Texas Instruments datasheet (19 pp, sha256 cd9ab4e418800e26, retrieved 2026-10-07, tier: lcsc)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-5-5 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF