Loads on click. Unloads only if this page sits in the background.

Symbol & Footprint

Schematic Symbol

Open full view ↗
Loads on click. Unloads only if this page sits in the background.

PCB Footprint

Open full view ↗
Loads on click. Unloads only if this page sits in the background.
Loads on click. Unloads only if this page sits in the background.
Download PDF
Contents

README

markdown

SN75DP139RSBR

Texas Instruments · Translators, Level Shifters · WQFN-40-EP(5x5)

SN75DP139RSBR from Texas Instruments, in a WQFN-40-EP(5x5). Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 IN_D1- input DisplayPort Main Link Channel 0 Differential Input, negative signal of differential pair IN_D1.
2 IN_D1+ input DisplayPort Main Link Channel 0 Differential Input, positive signal of differential pair IN_D1.
3 VCC power_in 3.3 V Supply voltage.
4 IN_D2- input DisplayPort Main Link Channel 1 Differential Input, negative signal of differential pair IN_D2.
5 IN_D2+ input DisplayPort Main Link Channel 1 Differential Input, positive signal of differential pair IN_D2.
6 IN_D3- input DisplayPort Main Link Channel 2 Differential Input, negative signal of differential pair IN_D3.
7 IN_D3+ input DisplayPort Main Link Channel 2 Differential Input, positive signal of differential pair IN_D3.
8 VCC power_in 3.3 V Supply voltage.
9 IN_D4- input DisplayPort Main Link Channel 3 Differential Input, negative signal of differential pair IN_D4.
10 IN_D4+ input DisplayPort Main Link Channel 3 Differential Input, positive signal of differential pair IN_D4.
11 NC unconnected No Connect.
12 VCC power_in 3.3 V Supply voltage.
13 SRC input TMDS outputs rise and fall time select; input can be driven high, low, or left as high impedance with external resistor divider.
14 I2C_EN input Internal I2C register enable used for HDMI / DVI connector differentiation.
15 VSadj input TMDS Compliant Voltage Swing Control via 4.02 kΩ ±5% resistor for driver output voltage swing precision.
16 HPD_SOURCE output Hot Plug Detect Output with VOH of 0.9 V or 3.2 V typical depending on HPDINV setting.
17 SDA_SOURCE bidirectional Source Side Bidirectional DisplayPort Auxiliary Data Line for I2C communication.
18 SCL_SOURCE bidirectional Source Side Bidirectional DisplayPort Auxiliary Data Line for I2C communication.
19 VCC power_in 3.3 V Supply voltage.
20 NC unconnected No Connect.
21 OUT_D4+ output TMDS Data Clock Differential Output, positive signal of differential pair OUT_D4.
22 OUT_D4- output TMDS Data Clock Differential Output, negative signal of differential pair OUT_D4.
23 VCC power_in 3.3 V Supply voltage.
24 OUT_D3+ output TMDS Data 0 Differential Output, positive signal of differential pair OUT_D3.
25 OUT_D3- output TMDS Data 0 Differential Output, negative signal of differential pair OUT_D3.
26 OUT_D2+ output TMDS Data 1 Differential Output, positive signal of differential pair OUT_D2.
27 OUT_D2- output TMDS Data 1 Differential Output, negative signal of differential pair OUT_D2.
28 VCC power_in 3.3 V Supply voltage.
29 OUT_D1+ output TMDS Data 2 Differential Output, positive signal of differential pair OUT_D1.
30 OUT_D1- output TMDS Data 2 Differential Output, negative signal of differential pair OUT_D1.
31 OE_N input Output Enable and power saving function for High Speed Differential level shifter path; active low enables outputs.
32 VCC power_in 3.3 V Supply voltage.
33 SCL_SINK bidirectional TMDS Port Bidirectional DDC Data Line for I2C communication.
34 SDA_SINK bidirectional TMDS Port Bidirectional DDC Data Line for I2C communication.
35 HPD_SINK input Hot Plug Detect Input from TMDS sink device.
36 DDC_EN input Enables or Disables the DDC I2C buffer for TMDS port auxiliary communication.
37 VCC power_in 3.3 V Supply voltage.
38 HPDINV input HPD_SOURCE Logic and Level Select; determines HPD polarity and output voltage level.
39 OVS input DDC I2C buffer offset select with three programmable offset ranges; can be driven high, low, or left as high impedance with external resistor divider.
40 NC unconnected No Connect.
41 EP passive Exposed pad (from the footprint; not named in the datasheet pin table).

Key specifications

Parameter Value
Manufacturer Texas Instruments
Package WQFN-40-EP(5x5)
Category Logic
Pins 41

CAD (KiCad official)

  • Symbol: SN75DP139RSBR
  • Footprint: Package_DFN_QFN:QFN-40-1EP_5x5mm_P0.4mm_EP3.6x3.6mm
  • 3D model: WQFN-40-EP(5x5) (KiCad packages3D, STEP)
  • 3D model files: sn75dp139rsbr-etched.step / sn75dp139rsbr-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); sn75dp139rsbr.step / sn75dp139rsbr.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Texas Instruments datasheet (45 pp, sha256 5631f38cf28dd1f2, retrieved 2026-10-07, tier: lcsc)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-4-5-20251001 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF