component

SN75ALS160DWR

Public Made by Adom

by adom

Texas Instruments Buffers, Drivers, Receivers, Transceivers, SOIC-20-300mil. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.

componentlogicsn75als160dwrfactory-2.0.0extractor-text
Overview Files Discover Packages Releases Dependencies Issues Breadcrumbs Pull Requests Activity
main
Download ZIP Propose a change
Generated by kicad-footprint-generator · KiCad file format 20260206
Name Last commit message Last updated
docs Publish 0.1.0 · Ray 14h ago
viewers sn75als160dwr: viewers · Ray 14h ago
package.json Publish 0.1.0 · Ray 14h ago
page.json Set visibility: public · Ray 14h ago
README.md Initial commit: component/sn75als160dwr · Ray 14h ago
sn75als160dwr-etched.glb sn75als160dwr: factory component page (tier=lcsc) · Ray 14h ago
sn75als160dwr-etched.step sn75als160dwr: factory component page (tier=lcsc) · Ray 14h ago
sn75als160dwr-hero.glb Publish 0.1.0 · Ray 14h ago
sn75als160dwr-hero.overlay.json Publish 0.1.0 · Ray 14h ago
sn75als160dwr.glb Publish 0.1.0 · Ray 14h ago
sn75als160dwr.kicad_mod Publish 0.1.0 · Ray 14h ago
sn75als160dwr.kicad_sym Publish 0.1.0 · Ray 14h ago
sn75als160dwr.lbr Publish 0.1.0 · Ray 14h ago
sn75als160dwr.step Publish 0.1.0 · Ray 14h ago

SN75ALS160DWR

Texas Instruments · Buffers, Drivers, Receivers, Transceivers · SOIC-20-300mil

SN75ALS160DWR from Texas Instruments, in a SOIC-20-300mil. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 TE input Talk enable: when high the B ports act as drivers (passive-pullup if PE low, 3-state if PE high); when low the B ports are high-impedance and the device receives.
2 B1 bidirectional GPIB bus I/O port 1, driver output sinks up to 48 mA, with receiver hysteresis of 650 mV typ.
3 B2 bidirectional GPIB bus I/O port 2, driver output sinks up to 48 mA, with receiver hysteresis of 650 mV typ.
4 B3 bidirectional GPIB bus I/O port 3, driver output sinks up to 48 mA, with receiver hysteresis of 650 mV typ.
5 B4 bidirectional GPIB bus I/O port 4, driver output sinks up to 48 mA, with receiver hysteresis of 650 mV typ.
6 B5 bidirectional GPIB bus I/O port 5, driver output sinks up to 48 mA, with receiver hysteresis of 650 mV typ.
7 B6 bidirectional GPIB bus I/O port 6, driver output sinks up to 48 mA, with receiver hysteresis of 650 mV typ.
8 B7 bidirectional GPIB bus I/O port 7, driver output sinks up to 48 mA, with receiver hysteresis of 650 mV typ.
9 B8 bidirectional GPIB bus I/O port 8, driver output sinks up to 48 mA, with receiver hysteresis of 650 mV typ.
10 GND power_in Ground (network ground terminal), reference for all voltages.
11 PE input Pullup enable: with TE high, low selects passive-pullup bus outputs and high selects 3-state bus outputs.
12 D8 bidirectional Terminal I/O port 8, receiver output for B8 and driver input, sinks up to 16 mA (IOL) and sources 800 µA (IOH).
13 D7 bidirectional Terminal I/O port 7, receiver output for B7 and driver input, sinks up to 16 mA (IOL) and sources 800 µA (IOH).
14 D6 bidirectional Terminal I/O port 6, receiver output for B6 and driver input, sinks up to 16 mA (IOL) and sources 800 µA (IOH).
15 D5 bidirectional Terminal I/O port 5, receiver output for B5 and driver input, sinks up to 16 mA (IOL) and sources 800 µA (IOH).
16 D4 bidirectional Terminal I/O port 4, receiver output for B4 and driver input, sinks up to 16 mA (IOL) and sources 800 µA (IOH).
17 D3 bidirectional Terminal I/O port 3, receiver output for B3 and driver input, sinks up to 16 mA (IOL) and sources 800 µA (IOH).
18 D2 bidirectional Terminal I/O port 2, receiver output for B2 and driver input, sinks up to 16 mA (IOL) and sources 800 µA (IOH).
19 D1 bidirectional Terminal I/O port 1, receiver output for B1 and driver input, sinks up to 16 mA (IOL) and sources 800 µA (IOH).
20 VCC power_in Supply voltage, recommended 4.75 V to 5.25 V (5 V nominal), absolute maximum 7 V.

Key specifications

Parameter Value
Manufacturer Texas Instruments
Package SOIC-20-300mil
Category Logic
Pins 20

CAD (KiCad official)

  • Symbol: SN75ALS160DWR
  • Footprint: Package_SO:SOIC-20W_7.5x12.8mm_P1.27mm
  • 3D model: SOIC-20-300mil (KiCad packages3D, STEP)
  • 3D model files: sn75als160dwr-etched.step / sn75als160dwr-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); sn75als160dwr.step / sn75als160dwr.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Texas Instruments datasheet (20 pp, sha256 255a2bd8cac22329, retrieved 2026-10-07, tier: lcsc)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-4-5-20251001 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF