main
Download ZIP Propose a change
Generated by kicad-footprint-generator · KiCad file format 20260206
Name Last commit message Last updated
docs Publish 0.1.0 · Ray 10d ago
viewers sn75183d: viewers · Ray 10d ago
package.json Publish 0.1.0 · Ray 10d ago
page.json Set visibility: public · Ray 10d ago
README.md Publish 0.1.0 · Ray 10d ago
sn75183d-etched.glb Publish 0.1.0 · Ray 10d ago
sn75183d-etched.step sn75183d: factory component page (tier=mfr) · Ray 10d ago
sn75183d-hero.glb sn75183d: hero GLB from the etched model (keeps the MPN mark) · Ray 10d ago
sn75183d-hero.overlay.json Publish 0.1.0 · Ray 10d ago
sn75183d.glb Publish 0.1.0 · Ray 10d ago
sn75183d.kicad_mod Publish 0.1.0 · Ray 10d ago
sn75183d.kicad_sym Publish 0.1.0 · Ray 10d ago
sn75183d.lbr Publish 0.1.0 · Ray 10d ago
sn75183d.step Publish 0.1.0 · Ray 10d ago
verification.json Verified: Published by the parts factory: tier mfr, 14 pins · Ray 10d ago

SN75183D

Texas Instruments · Pre-ordered Chips · SOIC-14

SN75183D from Texas Instruments, in a SOIC-14. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 1A input Input A of driver 1; recommended VIH is 2 V minimum and VIL is 0.8 V maximum, and input voltage must not exceed 5.5 V.
2 1B input Input B of driver 1; recommended VIH is 2 V minimum and VIL is 0.8 V maximum, and input voltage must not exceed 5.5 V.
3 1C input Input C of driver 1; recommended VIH is 2 V minimum and VIL is 0.8 V maximum, and input voltage must not exceed 5.5 V.
4 1D input Input D of driver 1; recommended VIH is 2 V minimum and VIL is 0.8 V maximum, and input voltage must not exceed 5.5 V.
5 1Y output AND output of driver 1 (Y = ABCD) rated for IOH of -40 mA and IOL of 40 mA, with at most one output shorted to ground at a time.
6 1Z output NAND output of driver 1 (Z = ABCD) rated for IOH of -40 mA and IOL of 40 mA, with at most one output shorted to ground at a time.
7 GND power_in Network ground terminal to which all voltages (except differential voltages) are referenced.
8 2Z output NAND output of driver 2 (Z = ABCD) rated for IOH of -40 mA and IOL of 40 mA, with at most one output shorted to ground at a time.
9 2Y output AND output of driver 2 (Y = ABCD) rated for IOH of -40 mA and IOL of 40 mA, with at most one output shorted to ground at a time.
10 2A input Input A of driver 2; recommended VIH is 2 V minimum and VIL is 0.8 V maximum, and input voltage must not exceed 5.5 V.
11 2B input Input B of driver 2; recommended VIH is 2 V minimum and VIL is 0.8 V maximum, and input voltage must not exceed 5.5 V.
12 2C input Input C of driver 2; recommended VIH is 2 V minimum and VIL is 0.8 V maximum, and input voltage must not exceed 5.5 V.
13 2D input Input D of driver 2; recommended VIH is 2 V minimum and VIL is 0.8 V maximum, and input voltage must not exceed 5.5 V.
14 VCC power_in Supply voltage shared by both drivers; recommended 4.75 V to 5.25 V (5 V nominal) for the SN75183, with an absolute maximum of 7 V.

Key specifications

Parameter Value
Manufacturer Texas Instruments
Package SOIC-14
Category Interface ICs
Pins 14

Electrical characteristics

Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).

Parameter Symbol Min Typ Max Unit Conditions Page
Supply voltage VCC 4.75 5 5.25 V DS8830/SN75183 column 4
High-level input voltage VIH 2 V DS8830/SN75183 column 4
Low-level input voltage VIL 0.8 V DS8830/SN75183 column 4
High-level output current IOH -40 mA DS8830/SN75183 column 4
Low-level output current IOL 40 mA DS8830/SN75183 column 4
Operating free-air temperature TA 0 70 °C DS8830/SN75183 column 4
Supply voltage VCC 7 V All voltage values except differential voltages, with respect to network ground 4
Input voltage VI 5.5 V 4
Duration of output short circuit 1 s Not more than one output shorted to ground at any one time 4
Storage temperature range Tstg -65 150 °C 4
Lead temperature, D or N package 260 °C 1,6 mm (1/16 inch) from case for 10 seconds: D or N package 4
Power rating, D package 950 mW TA ≤ 25°C, D package 4
Power rating, D package at TA = 70°C 608 mW TA = 70°C, D package 4
High level output voltage, Y (AND) outputs VOH 2.4 V VIH = 2 V, IOH = -0.8 mA 5
High-level output voltage, Y (AND) outputs VOH 1.8 3.3 V VIH = 2 V, IOH = -40 mA 5
Low-level output voltage, Y (AND) outputs VOL 0.22 0.4 V VIL = 0.8 V, IOL = 40 mA 5
High level output voltage, Z (NAND) outputs VOH 2.4 V VIL = 0.8 V, IOH = -0.8 mA 5
High-level output voltage, Z (NAND) outputs VOH 1.8 3.3 V VIL = 0.8 V, IOH = -40 mA 5
Low-level output voltage, Z (NAND) outputs VOL 0.22 0.4 V VIH = 2 V, IOL = 40 mA 5
High-level input current IIH 120 µA VIH = 2.4 V 5
Input current at maximum input voltage II 2 mA VIH = 5.5 V 5
Low-level input current IIL -4.8 mA VIL = 0.4 V 5
Supply current (average per driver) ICC 10 18 mA VCC = 5 V, All inputs at 5 V, No load 5
Propagation delay time, low- to high-level Y output AND gates tPLH 8 12 ns VCC = 5 V, TA = 25°C, CL = 15 pF, See Figure 1(a) 5
Propagation delay time, high- to low-level Y output AND gates tPHL 12 18 ns VCC = 5 V, TA = 25°C, CL = 15 pF, See Figure 1(a) 5
Propagation delay time, low- to high-level Z output NAND gates tPLH 6 12 ns VCC = 5 V, TA = 25°C, CL = 15 pF, See Figure 1(a) 5
Propagation delay time, high- to low-level Z output NAND gates tPHL 6 8 ns VCC = 5 V, TA = 25°C, CL = 15 pF, See Figure 1(a) 5
Propagation delay time, low- to high-level differential output tPLH 9 16 ns VCC = 5 V, TA = 25°C, Y output with respect to Z output, RL = 100 Ω in series with 5000 pF, See Figure 1(b) 5
Propagation delay time, high- to low-level differential output tPHL 8 16 ns VCC = 5 V, TA = 25°C, Y output with respect to Z output, RL = 100 Ω in series with 5000 pF, See Figure 1(b) 5
Power rating derating factor, D package 7.6 mW/°C Above TA = 25°C, D package 4

CAD (KiCad official)

  • Symbol: SN75183D
  • Footprint: Package_SO:SOIC-14_3.9x8.7mm_P1.27mm
  • 3D model: SOIC-14 (KiCad packages3D, STEP)
  • 3D model files: sn75183d-etched.step / sn75183d-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); sn75183d.step / sn75183d.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Texas Instruments datasheet (21 pp, sha256 98a3fdb14a35ecc6, retrieved 2026-10-30, tier: manufacturer)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-5-5 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF