component
SN74S140DR
Public Made by Adomby adom
Texas Instruments Logic Gates, SOIC-14. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.
Generated by kicad-footprint-generator · KiCad file format 20260206
| Name | Last updated |
|---|---|
| docs | 1d ago |
| viewers | 1d ago |
| package.json | 1d ago |
| page.json | 1d ago |
| README.md | 1d ago |
| sn74s140dr-etched.glb | 1d ago |
| sn74s140dr-etched.step | 1d ago |
| sn74s140dr-hero.glb | 1d ago |
| sn74s140dr-hero.overlay.json | 1d ago |
| sn74s140dr.glb | 1d ago |
| sn74s140dr.kicad_mod | 1d ago |
| sn74s140dr.kicad_sym | 1d ago |
| sn74s140dr.lbr | 1d ago |
| sn74s140dr.step | 1d ago |
SN74S140DR
Texas Instruments · Logic Gates · SOIC-14
SN74S140DR from Texas Instruments, in a SOIC-14. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.
Pinout
| Pin | Name | Type | Function |
|---|---|---|---|
| 1 | 1A | input | Input A of driver 1 (4-input positive-NAND, Y = ABCD inverted); input voltage max 5.5 V. |
| 2 | 1B | input | Input B of driver 1; input voltage max 5.5 V. |
| 3 | NC | unconnected | No internal connection. |
| 4 | 1C | input | Input C of driver 1; input voltage max 5.5 V. |
| 5 | 1D | input | Input D of driver 1; input voltage max 5.5 V. |
| 6 | 1Y | output | Output of driver 1, a 50-ohm line driver output implementing the NAND of 1A-1D. |
| 7 | GND | power_in | Ground; voltage values are specified with respect to this network ground terminal. |
| 8 | 2Y | output | Output of driver 2, a 50-ohm line driver output implementing the NAND of 2A-2D. |
| 9 | 2A | input | Input A of driver 2; input voltage max 5.5 V. |
| 10 | 2B | input | Input B of driver 2; input voltage max 5.5 V. |
| 11 | NC | unconnected | No internal connection. |
| 12 | 2C | input | Input C of driver 2; input voltage max 5.5 V. |
| 13 | 2D | input | Input D of driver 2; input voltage max 5.5 V. |
| 14 | VCC | power_in | Supply voltage; absolute maximum 7 V with respect to GND. |
Key specifications
| Parameter | Value |
|---|---|
| Manufacturer | Texas Instruments |
| Package | SOIC-14 |
| Category | Logic |
| Pins | 14 |
CAD (KiCad official)
- Symbol:
SN74S140DR - Footprint:
Package_SO:SOIC-14_3.9x8.7mm_P1.27mm - 3D model: SOIC-14 (KiCad packages3D, STEP)
- 3D model files:
sn74s140dr-etched.step/sn74s140dr-etched.glbcarry the MPN laser-etched on the die in a toggleableAdom.LaserEtchgroup (Fusion-ready);sn74s140dr.step/sn74s140dr.glbare the bare package body.
Provenance
Data extracted from the manufacturer datasheet, not a distributor listing:
- Datasheet: Texas Instruments datasheet (20 pp, sha256
1843474d7d5037ec, retrieved 2026-10-08, tier: manufacturer) - Extractor: parts-factory
2.0.0/extract_pins 0.3, primaryclaude-sonnet-5-5(text+vision), consensusclaude-opus-5-5(agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish. - CAD: KiCad official libraries (CC-BY-SA 4.0).