component

SN74S08D

Public Made by Adom

by adom

Texas Instruments Logic Gates, SOIC-14. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.

componentlogicsn74s08dfactory-2.0.0extractor-text
Overview Files Discover Packages Releases Dependencies Issues Breadcrumbs Pull Requests Activity
main
Download ZIP Propose a change
Generated by kicad-footprint-generator · KiCad file format 20260206
Name Last commit message Last updated
docs Publish 0.1.0 · Ray 1d ago
viewers sn74s08d: viewers · Ray 1d ago
package.json Publish 0.1.0 · Ray 1d ago
page.json Set visibility: public · Ray 1d ago
README.md Initial commit: component/sn74s08d · Ray 1d ago
sn74s08d-etched.glb sn74s08d: factory component page (tier=lcsc) · Ray 1d ago
sn74s08d-etched.step sn74s08d: factory component page (tier=lcsc) · Ray 1d ago
sn74s08d-hero.glb sn74s08d: hero GLB from the etched model (keeps the MPN mark) · Ray 1d ago
sn74s08d-hero.overlay.json Publish 0.1.0 · Ray 1d ago
sn74s08d.glb Publish 0.1.0 · Ray 1d ago
sn74s08d.kicad_mod Publish 0.1.0 · Ray 1d ago
sn74s08d.kicad_sym Publish 0.1.0 · Ray 1d ago
sn74s08d.lbr Publish 0.1.0 · Ray 1d ago
sn74s08d.step Publish 0.1.0 · Ray 1d ago

SN74S08D

Texas Instruments · Logic Gates · SOIC-14

SN74S08D from Texas Instruments, in a SOIC-14. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 1A input Gate 1 input A; input voltage must not exceed 5.5 V for the 'S08.
2 1B input Gate 1 input B; input voltage must not exceed 5.5 V for the 'S08.
3 1Y output Gate 1 output, Y = A·B (high only when both 1A and 1B are high).
4 2A input Gate 2 input A; input voltage must not exceed 5.5 V for the 'S08.
5 2B input Gate 2 input B; input voltage must not exceed 5.5 V for the 'S08.
6 2Y output Gate 2 output, Y = A·B (high only when both 2A and 2B are high).
7 GND power_in Ground, the network ground terminal that all voltage values are referenced to.
8 3Y output Gate 3 output, Y = A·B (high only when both 3A and 3B are high).
9 3A input Gate 3 input A; input voltage must not exceed 5.5 V for the 'S08.
10 3B input Gate 3 input B; input voltage must not exceed 5.5 V for the 'S08.
11 4Y output Gate 4 output, Y = A·B (high only when both 4A and 4B are high).
12 4A input Gate 4 input A; input voltage must not exceed 5.5 V for the 'S08.
13 4B input Gate 4 input B; input voltage must not exceed 5.5 V for the 'S08.
14 VCC power_in Supply voltage, absolute maximum 7 V with respect to GND.

Key specifications

Parameter Value
Manufacturer Texas Instruments
Package SOIC-14
Category Logic
Pins 14

CAD (KiCad official)

  • Symbol: SN74S08D
  • Footprint: Package_SO:SOIC-14_3.9x8.7mm_P1.27mm
  • 3D model: SOIC-14 (KiCad packages3D, STEP)
  • 3D model files: sn74s08d-etched.step / sn74s08d-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); sn74s08d.step / sn74s08d.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Texas Instruments datasheet (29 pp, sha256 b17b9ffe25184de9, retrieved 2026-10-08, tier: lcsc)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-sonnet-5-5 (text+vision), consensus claude-opus-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF