← Commit history

Set visibility: public

Ray ·bb4735f2c8 ·8d ago ·parent be6c56d
1 file changed +20−17
page.json+20−17
@@ -59,49 +59,49 @@         "number": "2",         "name": "1Q",         "type": "tri_state",-        "description": "Latch output for channel 1; follows 1D while LE is high, latches on LE falling edge; driven high-impedance when OE is high; IOH = \u221232 mA, IOL = 64 mA at VCC = 3 V."+        "description": "Latch output for channel 1; follows 1D while LE is high, latches on LE falling edge; driven high-impedance when OE is high; IOH = −32 mA, IOL = 64 mA at VCC = 3 V."       },       {         "number": "3",         "name": "1D",         "type": "input",-        "description": "Data input for channel 1; includes bus-hold circuitry eliminating external pullup/pulldown; VIH \u2265 2 V, VIL \u2264 0.8 V, accepts up to 7 V."+        "description": "Data input for channel 1; includes bus-hold circuitry eliminating external pullup/pulldown; VIH ≥ 2 V, VIL ≤ 0.8 V, accepts up to 7 V."       },       {         "number": "4",         "name": "2D",         "type": "input",-        "description": "Data input for channel 2; includes bus-hold circuitry; VIH \u2265 2 V, VIL \u2264 0.8 V, accepts up to 7 V."+        "description": "Data input for channel 2; includes bus-hold circuitry; VIH ≥ 2 V, VIL ≤ 0.8 V, accepts up to 7 V."       },       {         "number": "5",         "name": "2Q",         "type": "tri_state",-        "description": "Latch output for channel 2; follows 2D while LE is high, latches on LE falling edge; driven high-impedance when OE is high; IOH = \u221232 mA, IOL = 64 mA at VCC = 3 V."+        "description": "Latch output for channel 2; follows 2D while LE is high, latches on LE falling edge; driven high-impedance when OE is high; IOH = −32 mA, IOL = 64 mA at VCC = 3 V."       },       {         "number": "6",         "name": "3Q",         "type": "tri_state",-        "description": "Latch output for channel 3; follows 3D while LE is high, latches on LE falling edge; driven high-impedance when OE is high; IOH = \u221232 mA, IOL = 64 mA at VCC = 3 V."+        "description": "Latch output for channel 3; follows 3D while LE is high, latches on LE falling edge; driven high-impedance when OE is high; IOH = −32 mA, IOL = 64 mA at VCC = 3 V."       },       {         "number": "7",         "name": "3D",         "type": "input",-        "description": "Data input for channel 3; includes bus-hold circuitry; VIH \u2265 2 V, VIL \u2264 0.8 V, accepts up to 7 V."+        "description": "Data input for channel 3; includes bus-hold circuitry; VIH ≥ 2 V, VIL ≤ 0.8 V, accepts up to 7 V."       },       {         "number": "8",         "name": "4D",         "type": "input",-        "description": "Data input for channel 4; includes bus-hold circuitry; VIH \u2265 2 V, VIL \u2264 0.8 V, accepts up to 7 V."+        "description": "Data input for channel 4; includes bus-hold circuitry; VIH ≥ 2 V, VIL ≤ 0.8 V, accepts up to 7 V."       },       {         "number": "9",         "name": "4Q",         "type": "tri_state",-        "description": "Latch output for channel 4; follows 4D while LE is high, latches on LE falling edge; driven high-impedance when OE is high; IOH = \u221232 mA, IOL = 64 mA at VCC = 3 V."+        "description": "Latch output for channel 4; follows 4D while LE is high, latches on LE falling edge; driven high-impedance when OE is high; IOH = −32 mA, IOL = 64 mA at VCC = 3 V."       },       {         "number": "10",@@ -119,49 +119,49 @@         "number": "12",         "name": "5Q",         "type": "tri_state",-        "description": "Latch output for channel 5; follows 5D while LE is high, latches on LE falling edge; driven high-impedance when OE is high; IOH = \u221232 mA, IOL = 64 mA at VCC = 3 V."+        "description": "Latch output for channel 5; follows 5D while LE is high, latches on LE falling edge; driven high-impedance when OE is high; IOH = −32 mA, IOL = 64 mA at VCC = 3 V."       },       {         "number": "13",         "name": "5D",         "type": "input",-        "description": "Data input for channel 5; includes bus-hold circuitry; VIH \u2265 2 V, VIL \u2264 0.8 V, accepts up to 7 V."+        "description": "Data input for channel 5; includes bus-hold circuitry; VIH ≥ 2 V, VIL ≤ 0.8 V, accepts up to 7 V."       },       {         "number": "14",         "name": "6D",         "type": "input",-        "description": "Data input for channel 6; includes bus-hold circuitry; VIH \u2265 2 V, VIL \u2264 0.8 V, accepts up to 7 V."+        "description": "Data input for channel 6; includes bus-hold circuitry; VIH ≥ 2 V, VIL ≤ 0.8 V, accepts up to 7 V."       },       {         "number": "15",         "name": "6Q",         "type": "tri_state",-        "description": "Latch output for channel 6; follows 6D while LE is high, latches on LE falling edge; driven high-impedance when OE is high; IOH = \u221232 mA, IOL = 64 mA at VCC = 3 V."+        "description": "Latch output for channel 6; follows 6D while LE is high, latches on LE falling edge; driven high-impedance when OE is high; IOH = −32 mA, IOL = 64 mA at VCC = 3 V."       },       {         "number": "16",         "name": "7Q",         "type": "tri_state",-        "description": "Latch output for channel 7; follows 7D while LE is high, latches on LE falling edge; driven high-impedance when OE is high; IOH = \u221232 mA, IOL = 64 mA at VCC = 3 V."+        "description": "Latch output for channel 7; follows 7D while LE is high, latches on LE falling edge; driven high-impedance when OE is high; IOH = −32 mA, IOL = 64 mA at VCC = 3 V."       },       {         "number": "17",         "name": "7D",         "type": "input",-        "description": "Data input for channel 7; includes bus-hold circuitry; VIH \u2265 2 V, VIL \u2264 0.8 V, accepts up to 7 V."+        "description": "Data input for channel 7; includes bus-hold circuitry; VIH ≥ 2 V, VIL ≤ 0.8 V, accepts up to 7 V."       },       {         "number": "18",         "name": "8D",         "type": "input",-        "description": "Data input for channel 8; includes bus-hold circuitry; VIH \u2265 2 V, VIL \u2264 0.8 V, accepts up to 7 V."+        "description": "Data input for channel 8; includes bus-hold circuitry; VIH ≥ 2 V, VIL ≤ 0.8 V, accepts up to 7 V."       },       {         "number": "19",         "name": "8Q",         "type": "tri_state",-        "description": "Latch output for channel 8; follows 8D while LE is high, latches on LE falling edge; driven high-impedance when OE is high; IOH = \u221232 mA, IOL = 64 mA at VCC = 3 V."+        "description": "Latch output for channel 8; follows 8D while LE is high, latches on LE falling edge; driven high-impedance when OE is high; IOH = −32 mA, IOL = 64 mA at VCC = 3 V."       },       {         "number": "20",@@ -245,5 +245,8 @@     "docs/sn74lvth373pwr-datasheet.pdf",     "viewers/symbol.html",     "viewers/footprint.html"-  ]+  ],+  "visibility": {+    "public": true+  } }\ No newline at end of file