component

SN74LVTH245APW

Public Made by Adom

by adom

Texas Instruments Buffers, Drivers, Receivers, Transceivers, TSSOP-20. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.

componentlogicsn74lvth245apwfactory-2.0.0extractor-text
Overview Files Discover Packages Releases Dependencies Issues Breadcrumbs Pull Requests Activity
main
Download ZIP Propose a change
Generated by kicad-footprint-generator · KiCad file format 20260206
Name Last commit message Last updated
docs Publish 0.1.0 · Ray 10h ago
viewers sn74lvth245apw: viewers · Ray 10h ago
package.json Publish 0.1.0 · Ray 10h ago
page.json Set visibility: public · Ray 10h ago
README.md Initial commit: component/sn74lvth245apw · Ray 10h ago
sn74lvth245apw-etched.glb sn74lvth245apw: factory component page (tier=mfr) · Ray 10h ago
sn74lvth245apw-etched.step sn74lvth245apw: factory component page (tier=mfr) · Ray 10h ago
sn74lvth245apw-hero.glb Publish 0.1.0 · Ray 10h ago
sn74lvth245apw-hero.overlay.json Publish 0.1.0 · Ray 10h ago
sn74lvth245apw.glb Publish 0.1.0 · Ray 10h ago
sn74lvth245apw.kicad_mod Publish 0.1.0 · Ray 10h ago
sn74lvth245apw.kicad_sym Publish 0.1.0 · Ray 10h ago
sn74lvth245apw.lbr Publish 0.1.0 · Ray 10h ago
sn74lvth245apw.step Publish 0.1.0 · Ray 10h ago

SN74LVTH245APW

Texas Instruments · Buffers, Drivers, Receivers, Transceivers · TSSOP-20

SN74LVTH245APW from Texas Instruments, in a TSSOP-20. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 DIR input Direction control input; low selects B-to-A data transmission, high selects A-to-B data transmission.
2 A1 bidirectional A-bus bidirectional data line; output when DIR=high and OE=low, input when DIR=low and OE=low, high-impedance when OE=high.
3 A2 bidirectional A-bus bidirectional data line; output when DIR=high and OE=low, input when DIR=low and OE=low, high-impedance when OE=high.
4 A3 bidirectional A-bus bidirectional data line; output when DIR=high and OE=low, input when DIR=low and OE=low, high-impedance when OE=high.
5 A4 bidirectional A-bus bidirectional data line; output when DIR=high and OE=low, input when DIR=low and OE=low, high-impedance when OE=high.
6 A5 bidirectional A-bus bidirectional data line; output when DIR=high and OE=low, input when DIR=low and OE=low, high-impedance when OE=high.
7 A6 bidirectional A-bus bidirectional data line; output when DIR=high and OE=low, input when DIR=low and OE=low, high-impedance when OE=high.
8 A7 bidirectional A-bus bidirectional data line; output when DIR=high and OE=low, input when DIR=low and OE=low, high-impedance when OE=high.
9 A8 bidirectional A-bus bidirectional data line; output when DIR=high and OE=low, input when DIR=low and OE=low, high-impedance when OE=high.
10 GND power_in Ground connection; circuit reference and supply return path.
11 B8 bidirectional B-bus bidirectional data line; output when DIR=low and OE=low, input when DIR=high and OE=low, high-impedance when OE=high.
12 B7 bidirectional B-bus bidirectional data line; output when DIR=low and OE=low, input when DIR=high and OE=low, high-impedance when OE=high.
13 B6 bidirectional B-bus bidirectional data line; output when DIR=low and OE=low, input when DIR=high and OE=low, high-impedance when OE=high.
14 B5 bidirectional B-bus bidirectional data line; output when DIR=low and OE=low, input when DIR=high and OE=low, high-impedance when OE=high.
15 B4 bidirectional B-bus bidirectional data line; output when DIR=low and OE=low, input when DIR=high and OE=low, high-impedance when OE=high.
16 B3 bidirectional B-bus bidirectional data line; output when DIR=low and OE=low, input when DIR=high and OE=low, high-impedance when OE=high.
17 B2 bidirectional B-bus bidirectional data line; output when DIR=low and OE=low, input when DIR=high and OE=low, high-impedance when OE=high.
18 B1 bidirectional B-bus bidirectional data line; output when DIR=low and OE=low, input when DIR=high and OE=low, high-impedance when OE=high.
19 OE input Output enable control input; low enables 3-state outputs, high places outputs in high-impedance state for bus isolation.
20 VCC power_in Positive supply voltage input; 2.7V to 3.6V for normal operation with support for 5V input signal levels.

Key specifications

Parameter Value
Manufacturer Texas Instruments
Package TSSOP-20
Category Logic
Pins 20

CAD (KiCad official)

  • Symbol: SN74LVTH245APW
  • Footprint: Package_SO:TSSOP-20_4.4x6.5mm_P0.65mm
  • 3D model: TSSOP-20 (KiCad packages3D, STEP)
  • 3D model files: sn74lvth245apw-etched.step / sn74lvth245apw-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); sn74lvth245apw.step / sn74lvth245apw.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Texas Instruments datasheet (27 pp, sha256 ac32cafddfb9974b, retrieved 2026-10-07, tier: manufacturer)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-4-5-20251001 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF