main
Download ZIP Propose a change
Generated by kicad-footprint-generator · KiCad file format 20260206
Name Last commit message Last updated
docs Publish 0.1.0 · Ray 14d ago
viewers sn74lvc74adbr: viewers · Ray 14d ago
package.json Publish 0.1.0 · Ray 14d ago
page.json Set visibility: public · Ray 14d ago
README.md Publish 0.1.0 · Ray 14d ago
sn74lvc74adbr-etched.glb sn74lvc74adbr: factory component page (tier=lcsc) · Ray 14d ago
sn74lvc74adbr-etched.step sn74lvc74adbr: factory component page (tier=lcsc) · Ray 14d ago
sn74lvc74adbr-hero.glb sn74lvc74adbr: hero GLB from the etched model (keeps the MPN mark) · Ray 14d ago
sn74lvc74adbr-hero.overlay.json Publish 0.1.0 · Ray 14d ago
sn74lvc74adbr.glb Publish 0.1.0 · Ray 14d ago
sn74lvc74adbr.kicad_mod Publish 0.1.0 · Ray 14d ago
sn74lvc74adbr.kicad_sym Publish 0.1.0 · Ray 14d ago
sn74lvc74adbr.lbr Publish 0.1.0 · Ray 14d ago
sn74lvc74adbr.step Publish 0.1.0 · Ray 14d ago

SN74LVC74ADBR

Texas Instruments · Flip Flops · SSOP-14-208mil

SN74LVC74ADBR from Texas Instruments, in a SSOP-14-208mil. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 1CLR input Channel 1 clear input; driving it low forces the 1Q output low (active-low asynchronous clear).
2 1D input Channel 1 data input, sampled on the rising edge of 1CLK.
3 1CLK input Channel 1 clock input; the flip-flop is positive-edge triggered.
4 1PRE input Channel 1 preset input; driving it low forces the 1Q output high (active-low asynchronous preset).
5 1Q output Channel 1 true output.
6 ~{1Q} output Channel 1 complementary (inverted) output.
7 GND power_in Ground reference pin.
8 ~{2Q} output Channel 2 complementary (inverted) output.
9 2Q output Channel 2 true output.
10 2PRE input Channel 2 preset input; driving it low forces the 2Q output high (active-low asynchronous preset).
11 2CLK input Channel 2 clock input; the flip-flop is positive-edge triggered.
12 2D input Channel 2 data input, sampled on the rising edge of 2CLK.
13 2CLR input Channel 2 clear input; driving it low forces the 2Q output low (active-low asynchronous clear).
14 VCC power_in Supply voltage; SN74LVC74A operates from 1.65 V to 3.6 V, and each VCC terminal should have a good bypass capacitor (0.1 µF recommended for single-supply devices).

Key specifications

Parameter Value
Manufacturer Texas Instruments
Package SSOP-14-208mil
Category Logic
Pins 14

CAD (KiCad official)

  • Symbol: SN74LVC74ADBR
  • Footprint: Package_SO:SSOP-14_5.3x6.2mm_P0.65mm
  • 3D model: SSOP-14-208mil (KiCad packages3D, STEP)
  • 3D model files: sn74lvc74adbr-etched.step / sn74lvc74adbr-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); sn74lvc74adbr.step / sn74lvc74adbr.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Texas Instruments datasheet (42 pp, sha256 438d0c0b521c69aa, retrieved 2026-10-08, tier: lcsc)
  • Datasheet language: Chinese. Pin names, descriptions, and specs on this page were extracted and translated to English by ds2sf; the linked PDF is the manufacturer original.
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-5-5 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF