main
Download ZIP Propose a change
Generated by adom_assets · KiCad file format 20240108
Name Last commit message Last updated
docs Publish 0.1.0 · Ray 5d ago
viewers sn74lvc541adbr: viewers · Ray 5d ago
package.json Publish 0.1.0 · Ray 5d ago
page.json Set visibility: public · Ray 5d ago
README.md Publish 0.1.0 · Ray 5d ago
sn74lvc541adbr-etched.glb sn74lvc541adbr: factory component page (tier=mfr) · Ray 5d ago
sn74lvc541adbr-etched.step sn74lvc541adbr: factory component page (tier=mfr) · Ray 5d ago
sn74lvc541adbr.glb Publish 0.1.0 · Ray 5d ago
sn74lvc541adbr.kicad_mod Publish 0.1.0 · Ray 5d ago
sn74lvc541adbr.kicad_sym Publish 0.1.0 · Ray 5d ago
sn74lvc541adbr.lbr Publish 0.1.0 · Ray 5d ago
sn74lvc541adbr.step Publish 0.1.0 · Ray 5d ago

SN74LVC541ADBR

Texas Instruments · Buffers, Drivers, Receivers, Transceivers · SSOP-20

SN74LVC541ADBR from Texas Instruments, in a SSOP-20. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 OE1 input Output enable input for the buffer channels, with inputs accepting voltages up to 5.5 V when VCC is 3.3 V.
2 A1 input A1 data input, accepting voltages up to 5.5 V.
3 A2 input A2 data input, accepting voltages up to 5.5 V.
4 A3 input A3 data input, accepting voltages up to 5.5 V.
5 A4 input A4 data input, accepting voltages up to 5.5 V.
6 A5 input A5 data input, accepting voltages up to 5.5 V.
7 A6 input A6 data input, accepting voltages up to 5.5 V.
8 A7 input A7 data input, accepting voltages up to 5.5 V.
9 A8 input A8 data input, accepting voltages up to 5.5 V.
10 GND power_in Ground pin; the continuous current through VCC or GND is limited to ±100 mA.
11 Y8 output Y8 output, with continuous output current limited to ±50 mA.
12 Y7 output Y7 output, with continuous output current limited to ±50 mA.
13 Y6 output Y6 output, with continuous output current limited to ±50 mA.
14 Y5 output Y5 output, with continuous output current limited to ±50 mA.
15 Y4 output Y4 output, with continuous output current limited to ±50 mA.
16 Y3 output Y3 output, with continuous output current limited to ±50 mA.
17 Y2 output Y2 output, with continuous output current limited to ±50 mA.
18 Y1 output Y1 output, with continuous output current limited to ±50 mA.
19 OE2 input Output enable input for the second group of buffer channels, with inputs accepting voltages up to 5.5 V when VCC is 3.3 V.
20 VCC power_in Power supply pin; the device operates from 1.65 V to 3.6 V.

Key specifications

Parameter Value
Manufacturer Texas Instruments
Package SSOP-20
Category Logic
Pins 20

Electrical characteristics

Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).

Parameter Symbol Min Typ Max Unit Conditions Page
Supply voltage range VCC -0.5 6.5 V 4
Input voltage range VI -0.5 6.5 V 4
Voltage applied to any output in the high-impedance or power-off state VO -0.5 6.5 V 4
Voltage applied to any output in the high or low state VO -0.5 V Printed maximum is VCC + 0.5 V 4
Input clamp current IIK -50 mA VI < 0 4
Output clamp current IOK -50 mA VO < 0 4
Continuous output current IO -50 50 mA 4
Continuous current through VCC or GND -100 100 mA 4
Storage temperature range Tstg -65 150 °C 4
Electrostatic discharge, human body model V(ESD) 0 2000 V Human body model (HBM), ANSI/ESDA/JEDEC JS-001, all pins 4
Electrostatic discharge, charged device model V(ESD) 0 1000 V Charged device model (CDM), JESD22-C101, all pins 4
Operating supply voltage VCC 1.65 3.6 V Operating, SN74LVC541A 5
Data retention supply voltage VCC 1.5 V Data retention only 5
High-level input voltage VIH 1.7 V VCC = 2.3 V to 2.7 V 5
High-level input voltage VIH 2 V VCC = 2.7 V to 3.6 V 5
Low-level input voltage VIL 0.7 V VCC = 2.3 V to 2.7 V 5
Low-level input voltage VIL 0.8 V VCC = 2.7 V to 3.6 V 5
Input voltage range VI 0 5.5 V 5
Output voltage, high or low state VO 0 V High or low state; printed maximum is VCC 5
Output voltage, 3-state VO 0 5.5 V 3-state 5
High-level output current IOH -4 mA VCC = 1.65 V 5
High-level output current IOH -8 mA VCC = 2.3 V 5
High-level output current IOH -12 mA VCC = 2.7 V 5
High-level output current IOH -24 mA VCC = 3 V 5
Low-level output current IOL 4 mA VCC = 1.65 V 5
Low-level output current IOL 8 mA VCC = 2.3 V 5
Low-level output current IOL 12 mA VCC = 2.7 V 5
Low-level output current IOL 24 mA VCC = 3 V 5
Operating free-air temperature TA -40 125 °C SN74LVC541A 5
High-level output voltage VOH 1.2 V IOH = -4 mA, VCC = 1.65 V 6
High-level output voltage VOH 1.7 V IOH = -8 mA, VCC = 2.3 V 6
High-level output voltage VOH 2.2 V IOH = -12 mA, VCC = 2.7 V 6
Low-level output voltage VOL 0.2 V IOL = 100 μA, VCC = 1.65 V to 3.6 V 6
Low-level output voltage VOL 0.45 V IOL = 4 mA, VCC = 1.65 V 6
Low-level output voltage VOL 0.7 V IOL = 8 mA, VCC = 2.3 V 6
Low-level output voltage VOL 0.4 V IOL = 12 mA, VCC = 2.7 V 6
Low-level output voltage VOL 0.55 V IOL = 24 mA, VCC = 3 V 6
Input current II -5 5 μA VI = 0 to 5.5 V, VCC = 3.6 V 6
Power-off output leakage current Ioff -10 10 μA VI or VO = 5.5 V, VCC = 0 6
High-impedance output current IOZ -10 10 μA VO = 0 to 5.5 V, VCC = 3.6 V 6
Quiescent supply current ICC 10 μA VI = VCC or GND, IO = 0, VCC = 3.6 V 6
Additional quiescent supply current per input ΔICC 500 μA One input at VCC, 0.6 V, other inputs at VCC or GND, VCC = 2.7 V to 3.6 V 6
Propagation delay A to Y tpd 1 16.3 ns VCC = 1.8 V ±0.15 V, -40°C to 125°C, see Figure 3 7
Propagation delay A to Y tpd 1 8.3 ns VCC = 2.5 V ±0.2 V, -40°C to 125°C, see Figure 3 7
Propagation delay A to Y tpd 1 6.1 ns VCC = 2.7 V, -40°C to 125°C, see Figure 3 7
Propagation delay A to Y tpd 1 5.6 ns VCC = 3.3 V ±0.3 V, -40°C to 125°C, see Figure 3 7
Enable time OE to Y ten 1 18.5 ns VCC = 1.8 V ±0.15 V, -40°C to 125°C, see Figure 3 7
Enable time OE to Y ten 1 11.1 ns VCC = 2.5 V ±0.2 V, -40°C to 125°C, see Figure 3 7
Enable time OE to Y ten 1 8 ns VCC = 2.7 V, -40°C to 125°C, see Figure 3 7
Enable time OE to Y ten 1 7.5 ns VCC = 3.3 V ±0.3 V, -40°C to 125°C, see Figure 3 7
Disable time OE to Y tdis 1 17.3 ns VCC = 1.8 V ±0.15 V, -40°C to 125°C, see Figure 3 7
Disable time OE to Y tdis 1 9.7 ns VCC = 2.5 V ±0.2 V, -40°C to 125°C, see Figure 3 7
Disable time OE to Y tdis 1 8.2 ns VCC = 2.7 V, -40°C to 125°C, see Figure 3 7
Disable time OE to Y tdis 1 7.5 ns VCC = 3.3 V ±0.3 V, -40°C to 125°C, see Figure 3 7
Thermal resistance, junction-to-ambient (DB package) RθJA 112.1 °C/W DB package, SSOP-20 5
Thermal resistance, junction-to-case (top) (DB package) RθJC(top) 73.6 °C/W DB package, SSOP-20 5
Thermal resistance, junction-to-board (DB package) RθJB 67.3 °C/W DB package, SSOP-20 5

CAD (KiCad official)

  • Symbol: SN74LVC541ADBR
  • Footprint: Adom_Gen:Texas_Instruments_SN74
  • 3D model: SSOP-20 (KiCad packages3D, STEP)
  • 3D model files: sn74lvc541adbr-etched.step / sn74lvc541adbr-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); sn74lvc541adbr.step / sn74lvc541adbr.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Texas Instruments datasheet (36 pp, sha256 363363f57d986c13, retrieved 2026-10-18, tier: manufacturer)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-5-5 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF