Overview Files Discover Packages Releases Dependencies Issues Breadcrumbs Pull Requests Activity

main

Generated by kicad-footprint-generator · KiCad file format 20260206

Name	Last commit message	Last updated
docs	Publish 0.1.0 · Ray	4h ago
viewers	sn74lvc32aqpwrq1: viewers · Ray	4h ago
package.json	Publish 0.1.0 · Ray	4h ago
page.json	Set visibility: public · Ray	4h ago
README.md	Initial commit: component/sn74lvc32aqpwrq1 · Ray	4h ago
sn74lvc32aqpwrq1-etched.glb	sn74lvc32aqpwrq1: factory component page (tier=lcsc) · Ray	4h ago
sn74lvc32aqpwrq1-etched.step	sn74lvc32aqpwrq1: factory component page (tier=lcsc) · Ray	4h ago
sn74lvc32aqpwrq1-hero.glb	Publish 0.1.0 · Ray	4h ago
sn74lvc32aqpwrq1-hero.overlay.json	Publish 0.1.0 · Ray	4h ago
sn74lvc32aqpwrq1.glb	Publish 0.1.0 · Ray	4h ago
sn74lvc32aqpwrq1.kicad_mod	Publish 0.1.0 · Ray	4h ago
sn74lvc32aqpwrq1.kicad_sym	Publish 0.1.0 · Ray	4h ago
sn74lvc32aqpwrq1.lbr	Publish 0.1.0 · Ray	4h ago
sn74lvc32aqpwrq1.step	Publish 0.1.0 · Ray	4h ago

SN74LVC32AQPWRQ1

Texas Instruments · Logic Gates · TSSOP-14

SN74LVC32AQPWRQ1 from Texas Instruments, in a TSSOP-14. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin	Name	Type	Function
1	1A	input	Channel 1, Input A; accepts input voltage from 0 to 5.5V for logic high/low determination.
2	1B	input	Channel 1, Input B; accepts input voltage from 0 to 5.5V for logic high/low determination.
3	1Y	output	Channel 1, Output Y; OR gate output with voltage swing from 0 to VCC.
4	2A	input	Channel 2, Input A; accepts input voltage from 0 to 5.5V for logic high/low determination.
5	2B	input	Channel 2, Input B; accepts input voltage from 0 to 5.5V for logic high/low determination.
6	2Y	output	Channel 2, Output Y; OR gate output with voltage swing from 0 to VCC.
7	GND	power_in	Ground; 0V reference potential for all logic and power circuits.
8	3Y	output	Channel 3, Output Y; OR gate output with voltage swing from 0 to VCC.
9	3A	input	Channel 3, Input A; accepts input voltage from 0 to 5.5V for logic high/low determination.
10	3B	input	Channel 3, Input B; accepts input voltage from 0 to 5.5V for logic high/low determination.
11	4Y	output	Channel 4, Output Y; OR gate output with voltage swing from 0 to VCC.
12	4A	input	Channel 4, Input A; accepts input voltage from 0 to 5.5V for logic high/low determination.
13	4B	input	Channel 4, Input B; accepts input voltage from 0 to 5.5V for logic high/low determination.
14	VCC	power_in	Positive supply voltage; 2 to 3.6V operating range with 5.5V input tolerance.

Key specifications

Parameter	Value
Manufacturer	Texas Instruments
Package	TSSOP-14
Category	Logic
Pins	14

CAD (KiCad official)

Symbol: SN74LVC32AQPWRQ1
Footprint: Package_SO:TSSOP-14_4.4x5mm_P0.65mm
3D model: TSSOP-14 (KiCad packages3D, STEP)
3D model files: sn74lvc32aqpwrq1-etched.step / sn74lvc32aqpwrq1-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); sn74lvc32aqpwrq1.step / sn74lvc32aqpwrq1.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

Datasheet: Texas Instruments datasheet (25 pp, sha256 3eaa7b050b5bf4a6, retrieved 2026-10-07, tier: lcsc)
Datasheet language: Chinese. Pin names, descriptions, and specs on this page were extracted and translated to English by ds2sf; the linked PDF is the manufacturer original.
Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-4-5-20251001 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF