component
SN74LVC32APWR
Public Made by Adomby adom
Texas Instruments Logic Gates, TSSOP-14. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.
3D Model
Open in new tab ↗
Loads on click. Unloads only if this page sits in the background.
Symbol & Footprint
Schematic Symbol
Open full view ↗Loads on click. Unloads only if this page sits in the background.
PCB Footprint
Open full view ↗Loads on click. Unloads only if this page sits in the background.
Datasheet
Open in new tab ↗Loads on click. Unloads only if this page sits in the background.
README
markdownSN74LVC32APWR
Texas Instruments · Logic Gates · TSSOP-14
SN74LVC32APWR from Texas Instruments, in a TSSOP-14. Pinout and pin descriptions extracted from the manufacturer datasheet by ds2sf; symbol, footprint, and 3D from KiCad-official CAD.
Pinout
| Pin | Name | Type | Function |
|---|---|---|---|
| 1 | 1A | input | Gate 1 input A; part of OR gate logic function (Y = A + B); accepts input voltages from 0 to 5.5V. |
| 2 | 1B | input | Gate 1 input B; part of OR gate logic function (Y = A + B); accepts input voltages from 0 to 5.5V. |
| 3 | 1Y | output | Gate 1 output Y; provides Boolean OR result of inputs 1A and 1B with maximum drive current of 24 mA at 3V and propagation delay of 3.8 ns at 3.3V. |
| 4 | 2A | input | Gate 2 input A; part of OR gate logic function (Y = A + B); accepts input voltages from 0 to 5.5V. |
| 5 | 2B | input | Gate 2 input B; part of OR gate logic function (Y = A + B); accepts input voltages from 0 to 5.5V. |
| 6 | 2Y | output | Gate 2 output Y; provides Boolean OR result of inputs 2A and 2B with maximum drive current of 24 mA at 3V and propagation delay of 3.8 ns at 3.3V. |
| 7 | GND | power_in | Ground pin; common reference point for logic levels and return path for supply current. |
| 8 | 3Y | output | Gate 3 output Y; provides Boolean OR result of inputs 3A and 3B with maximum drive current of 24 mA at 3V and propagation delay of 3.8 ns at 3.3V. |
| 9 | 3A | input | Gate 3 input A; part of OR gate logic function (Y = A + B); accepts input voltages from 0 to 5.5V. |
| 10 | 3B | input | Gate 3 input B; part of OR gate logic function (Y = A + B); accepts input voltages from 0 to 5.5V. |
| 11 | 4Y | output | Gate 4 output Y; provides Boolean OR result of inputs 4A and 4B with maximum drive current of 24 mA at 3V and propagation delay of 3.8 ns at 3.3V. |
| 12 | 4A | input | Gate 4 input A; part of OR gate logic function (Y = A + B); accepts input voltages from 0 to 5.5V. |
| 13 | 4B | input | Gate 4 input B; part of OR gate logic function (Y = A + B); accepts input voltages from 0 to 5.5V. |
| 14 | VCC | power_in | Supply voltage pin; provides positive supply voltage in range 1.65V to 3.6V for normal device operation. |
Key specifications
| Parameter | Value |
|---|---|
| Manufacturer | Texas Instruments |
| Package | TSSOP-14 |
| Category | Logic |
| Pins | 14 |
CAD (KiCad official)
- Symbol:
SN74LVC32APWR - Footprint:
Package_SO:TSSOP-14_4.4x5mm_P0.65mm - 3D model: TSSOP-14 (KiCad packages3D, STEP)
- 3D model files:
sn74lvc32apwr-etched.step/sn74lvc32apwr-etched.glbcarry the MPN laser-etched on the die in a toggleableAdom.LaserEtchgroup (Fusion-ready);sn74lvc32apwr.step/sn74lvc32apwr.glbare the bare package body.
Provenance
Data extracted from the manufacturer datasheet, not a distributor listing:
- Datasheet: Texas Instruments datasheet (41 pp, sha256
67988a754d94b6d0, retrieved 2026-09-22, tier: manufacturer) - Extractor: parts-factory
2.0.0/extract_pins 0.2, primaryclaude-haiku-4-5-20251001(text), consensusclaude-sonnet-5(agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish. - CAD: KiCad official libraries (CC-BY-SA 4.0).