component
SN74LVC2G74QDCURQ1
Public Made by Adomby adom
Texas Instruments Flip Flops, VSSOP-8-0.5mm. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.
3D Model
Open in new tab ↗
Loads on click. Unloads only if this page sits in the background.
Symbol & Footprint
Schematic Symbol
Open full view ↗Loads on click. Unloads only if this page sits in the background.
PCB Footprint
Open full view ↗Loads on click. Unloads only if this page sits in the background.
Datasheet
Open in new tab ↗Loads on click. Unloads only if this page sits in the background.
README
markdownSN74LVC2G74QDCURQ1
Texas Instruments · Flip Flops · VSSOP-8-0.5mm
SN74LVC2G74QDCURQ1 from Texas Instruments, in a VSSOP-8-0.5mm. Pinout and pin descriptions extracted from the manufacturer datasheet by ds2sf; symbol, footprint, and 3D from KiCad-official CAD.
Pinout
| Pin | Name | Type | Function |
|---|---|---|---|
| 1 | CLK | input | Positive-edge-triggered clock input; data from D input is transferred to outputs on the rising edge when both PRE and CLR are inactive (high). |
| 2 | D | input | Data input; logic level is sampled on the positive-going edge of the clock pulse and transferred to the Q output after meeting setup time requirements. |
| 3 | Q | output | Q output; transfers logic level from D input on positive-going clock edge when both PRE and CLR are inactive (high); output voltage 0 to VCC. |
| 4 | GND | power_in | Ground; negative supply voltage reference. |
| 5 | Q | output | Inverted Q output (Q̄); transfers inverted logic level from D input on positive-going clock edge when both PRE and CLR are inactive (high); output voltage 0 to VCC. |
| 6 | CLR | input | Clear input (active low); when low, forces Q to low and Q̄ to high regardless of CLK and D input states; accepts voltages 0 to 5.5 V. |
| 7 | PRE | input | Preset input (active low); when low, forces Q to high and Q̄ to low regardless of CLK and D input states; accepts voltages 0 to 5.5 V. |
| 8 | VCC | power_in | Positive supply voltage; 1.65 V to 5.5 V recommended operating range; supports 5-V VCC operation. |
Key specifications
| Parameter | Value |
|---|---|
| Manufacturer | Texas Instruments |
| Package | VSSOP-8-0.5mm |
| Category | Logic |
| Pins | 8 |
CAD (KiCad official)
- Symbol:
SN74LVC2G74QDCURQ1 - Footprint:
Package_SO:VSSOP-8_2.3x2mm_P0.5mm - 3D model: VSSOP-8-0.5mm (KiCad packages3D, STEP)
- 3D model files:
sn74lvc2g74qdcurq1-etched.step/sn74lvc2g74qdcurq1-etched.glbcarry the MPN laser-etched on the die in a toggleableAdom.LaserEtchgroup (Fusion-ready);sn74lvc2g74qdcurq1.step/sn74lvc2g74qdcurq1.glbare the bare package body.
Provenance
Data extracted from the manufacturer datasheet, not a distributor listing:
- Datasheet: Texas Instruments datasheet (15 pp, sha256
d2e8f45be0ddf94d, retrieved 2026-09-23, tier: lcsc) - Extractor: parts-factory
2.0.0/extract_pins 0.2, primaryclaude-haiku-4-5-20251001(text), consensusclaude-sonnet-5(agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish. - CAD: KiCad official libraries (CC-BY-SA 4.0).