main
Download ZIP Propose a change
Generated by kicad-footprint-generator · KiCad file format 20260206
Name Last commit message Last updated
docs Publish 0.1.0 · Ray 18h ago
viewers sn74lvc2g74mdcutep: viewers · Ray 18h ago
package.json Publish 0.1.0 · Ray 18h ago
page.json Set visibility: public · Ray 18h ago
README.md Initial commit: component/sn74lvc2g74mdcutep · Ray 18h ago
sn74lvc2g74mdcutep-etched.glb sn74lvc2g74mdcutep: factory component page (tier=lcsc) · Ray 18h ago
sn74lvc2g74mdcutep-etched.step sn74lvc2g74mdcutep: factory component page (tier=lcsc) · Ray 18h ago
sn74lvc2g74mdcutep-hero.glb Publish 0.1.0 · Ray 18h ago
sn74lvc2g74mdcutep-hero.overlay.json Publish 0.1.0 · Ray 18h ago
sn74lvc2g74mdcutep.glb Publish 0.1.0 · Ray 18h ago
sn74lvc2g74mdcutep.kicad_mod Publish 0.1.0 · Ray 18h ago
sn74lvc2g74mdcutep.kicad_sym Publish 0.1.0 · Ray 18h ago
sn74lvc2g74mdcutep.lbr Publish 0.1.0 · Ray 18h ago
sn74lvc2g74mdcutep.step Publish 0.1.0 · Ray 18h ago

SN74LVC2G74MDCUTEP

Texas Instruments · Flip Flops · VSSOP-8-0.5mm

SN74LVC2G74MDCUTEP from Texas Instruments, in a VSSOP-8-0.5mm. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 CLK input Positive edge-triggered clock input; data at D is transferred to Q on rising edge when PRE and CLR are inactive (high).
2 D input Data input; sampled and transferred to Q on positive clock edge when PRE and CLR are high, meeting setup and hold time requirements.
3 Q output Q output; provides the true output state of the flip-flop.
4 GND power_in Ground; 0 V reference for the device.
5 Q output Inverted Q output; provides the inverted state of Q, complementary to pin 3.
6 CLR input Active-low clear (reset) input; sets Q low and Q high when low, independent of CLK and D inputs.
7 PRE input Active-low preset (set) input; sets Q high and Q low when low, independent of CLK and D inputs.
8 VCC power_in Positive supply voltage input; rated for 1.65 V to 5.5 V operation.

Key specifications

Parameter Value
Manufacturer Texas Instruments
Package VSSOP-8-0.5mm
Category Logic
Pins 8

CAD (KiCad official)

  • Symbol: SN74LVC2G74MDCUTEP
  • Footprint: Package_SO:VSSOP-8_2.3x2mm_P0.5mm
  • 3D model: VSSOP-8-0.5mm (KiCad packages3D, STEP)
  • 3D model files: sn74lvc2g74mdcutep-etched.step / sn74lvc2g74mdcutep-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); sn74lvc2g74mdcutep.step / sn74lvc2g74mdcutep.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Texas Instruments datasheet (15 pp, sha256 4a4a5ad1cbbfacec, retrieved 2026-10-05, tier: lcsc)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-4-5-20251001 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF