component

SN74LVC2G17QDCKRQ1

Public Made by Adom

by adom

Texas Instruments Buffer/Driver/Transceiver, SC-70-6. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.

componentlogic icssn74lvc2g17qdckrq1factory-2.0.0extractor-text
Overview Files Discover Packages Releases Dependencies Issues Breadcrumbs Pull Requests Activity
main
Download ZIP Propose a change
Generated by kicad-footprint-generator · KiCad file format 20260206
Name Last commit message Last updated
docs Publish 0.1.0 · Ray 9d ago
viewers sn74lvc2g17qdckrq1: viewers · Ray 9d ago
package.json Publish 0.1.0 · Ray 9d ago
page.json Set visibility: public · Ray 9d ago
README.md Publish 0.1.0 · Ray 9d ago
sn74lvc2g17qdckrq1-etched.glb Publish 0.1.0 · Ray 9d ago
sn74lvc2g17qdckrq1-etched.step sn74lvc2g17qdckrq1: factory component page (tier=lcsc) · Ray 9d ago
sn74lvc2g17qdckrq1-hero.glb sn74lvc2g17qdckrq1: hero GLB from the etched model (keeps the MPN mark) · Ray 9d ago
sn74lvc2g17qdckrq1-hero.overlay.json Publish 0.1.0 · Ray 9d ago
sn74lvc2g17qdckrq1.glb Publish 0.1.0 · Ray 9d ago
sn74lvc2g17qdckrq1.kicad_mod Publish 0.1.0 · Ray 9d ago
sn74lvc2g17qdckrq1.kicad_sym Publish 0.1.0 · Ray 9d ago
sn74lvc2g17qdckrq1.lbr Publish 0.1.0 · Ray 9d ago
sn74lvc2g17qdckrq1.step Publish 0.1.0 · Ray 9d ago

SN74LVC2G17QDCKRQ1

Texas Instruments · Buffer/Driver/Transceiver · SC-70-6

SN74LVC2G17QDCKRQ1 from Texas Instruments, in a SC-70-6. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 1A input Input to buffer 1; Schmitt-trigger input that accepts voltages up to 5.5 V.
2 GND power_in Ground reference; per the datasheet, unused inputs must be held at VCC or GND for proper operation.
3 2A input Input to buffer 2; Schmitt-trigger input that accepts voltages up to 5.5 V.
4 2Y output Output of buffer 2; drives ±24 mA at 3.3 V and is disabled by the Ioff circuitry during partial-power-down to prevent backflow current.
5 VCC power_in Supply voltage, specified for 1.65 V to 5.5 V operation.
6 1Y output Output of buffer 1; drives ±24 mA at 3.3 V and is disabled by the Ioff circuitry during partial-power-down to prevent backflow current.

Key specifications

Parameter Value
Manufacturer Texas Instruments
Package SC-70-6
Category Logic ICs
Pins 6

Electrical characteristics

Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).

Parameter Symbol Min Typ Max Unit Conditions Page
Supply voltage VCC 1.65 5.5 V Operating 2
Input voltage VI 0 5.5 V 2
Output voltage VO 0 V Maximum printed as VCC 2
High-level output current IOH -4 mA VCC = 1.65 V 2
High-level output current IOH -8 mA VCC = 2.3 V 2
High-level output current IOH -24 mA VCC = 3 V 2
High-level output current IOH -32 mA VCC = 4.5 V 2
Low-level output current IOL 4 mA VCC = 1.65 V 2
Low-level output current IOL 8 mA VCC = 2.3 V 2
Low-level output current IOL 24 mA VCC = 3 V 2
Low-level output current IOL 32 mA VCC = 4.5 V 2
Operating free-air temperature TA -40 125 °C 2
Supply voltage range VCC -0.5 6.5 V 2
Input voltage range VI -0.5 6.5 V 2
Voltage range applied to any output in the high-impedance or power-off state VO -0.5 6.5 V High-impedance or power-off state 2
Voltage range applied to any output in the high or low state VO -0.5 V High or low state; maximum printed as VCC + 0.5 V 2
Input clamp current IIK -50 mA VI < 0 2
Output clamp current IOK -50 mA VO < 0 2
Continuous output current IO -50 50 mA 2
Continuous current through VCC or GND -100 100 mA 2
Storage temperature range Tstg -65 150 °C 2
Positive-going input threshold voltage VT+ 0.7 1.4 V VCC = 1.65 V 3
Positive-going input threshold voltage VT+ 1 1.7 V VCC = 2.3 V 3
Positive-going input threshold voltage VT+ 1.3 2.2 V VCC = 3 V 3
Positive-going input threshold voltage VT+ 1.9 3.1 V VCC = 4.5 V 3
Positive-going input threshold voltage VT+ 2.2 3.7 V VCC = 5.5 V 3
Negative-going input threshold voltage VT- 0.3 0.7 V VCC = 1.65 V 3
Negative-going input threshold voltage VT- 0.4 1 V VCC = 2.3 V 3
Negative-going input threshold voltage VT- 0.6 1.3 V VCC = 3 V 3
Negative-going input threshold voltage VT- 1.1 2 V VCC = 4.5 V 3
Negative-going input threshold voltage VT- 1.4 2.5 V VCC = 5.5 V 3
Hysteresis (VT+, VT-) ΔVT 0.3 0.8 V VCC = 1.65 V 3
Hysteresis (VT+, VT-) ΔVT 0.4 0.9 V VCC = 2.3 V 3
Hysteresis (VT+, VT-) ΔVT 0.4 1.1 V VCC = 3 V 3
Hysteresis (VT+, VT-) ΔVT 0.6 1.3 V VCC = 4.5 V 3
Hysteresis (VT+, VT-) ΔVT 0.7 1.4 V VCC = 5.5 V 3
High-level output voltage VOH 1.2 V IOH = -4 mA; VCC = 1.65 V 3
High-level output voltage VOH 1.9 V IOH = -8 mA; VCC = 2.3 V 3
High-level output voltage VOH 2.4 V IOH = -16 mA; VCC = 3 V 3
High-level output voltage VOH 2.3 V IOH = -24 mA; VCC = 3 V 3
High-level output voltage VOH 3.8 V IOH = -32 mA; VCC = 4.5 V 3
Low-level output voltage VOL 0.1 V IOL = 100 µA; VCC = 1.65 V to 5.5 V 3
Low-level output voltage VOL 0.45 V IOL = 4 mA; VCC = 1.65 V 3
Low-level output voltage VOL 0.3 V IOL = 8 mA; VCC = 2.3 V 3
Low-level output voltage VOL 0.4 V IOL = 16 mA; VCC = 3 V 3
Low-level output voltage VOL 0.55 V IOL = 24 mA; VCC = 3 V 3
Input leakage current II -5 5 µA VI = 5.5 V or GND; VCC = 0 to 5.5 V 3
Off-state output leakage current Ioff -10 10 µA VI or VO = 5.5 V; VCC = 0 3
Quiescent supply current ICC 10 µA VI = 5.5 V or GND; IO = 0; VCC = 1.65 V to 5.5 V 3
Additional quiescent supply current per input at VCC, 0.6 V ΔICC 500 µA One input at VCC, 0.6 V, other inputs at VCC or GND; VCC = 3 V to 5.5 V 3
Propagation delay time, A to Y tpd 3.9 9.3 ns VCC = 1.8 V ± 0.15 V; see Figure 1 4
Propagation delay time, A to Y tpd 1.9 5.7 ns VCC = 2.5 V ± 0.2 V; see Figure 1 4
Propagation delay time, A to Y tpd 2.2 5.4 ns VCC = 3.3 V ± 0.3 V; see Figure 1 4
Propagation delay time, A to Y tpd 1.5 4.3 ns VCC = 5 V ± 0.5 V; see Figure 1 4
Package thermal impedance (DCK package) θJA 259 °C/W DCK package; JESD 51-7 2
Input capacitance Ci 4 pF VI = VCC or GND; VCC = 3.3 V 3

CAD (KiCad official)

  • Symbol: SN74LVC2G17QDCKRQ1
  • Footprint: Package_TO_SOT_SMD:SOT-363_SC-70-6
  • 3D model: SC-70-6 (KiCad packages3D, STEP)
  • 3D model files: sn74lvc2g17qdckrq1-etched.step / sn74lvc2g17qdckrq1-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); sn74lvc2g17qdckrq1.step / sn74lvc2g17qdckrq1.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Texas Instruments datasheet (13 pp, sha256 0fdfbcd9e615ebd4, retrieved 2026-10-21, tier: lcsc)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-5-5 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF