component

SN74LVC2G14 Dual Schmitt Inverter

Public Made by Adom

by adom

Dual Schmitt-trigger inverter in a 6-pin package for cleaning up slow or noisy edges.

logicinverterschmitt-triggerdual-gatelvctisot-23-6
Overview Files Discover Packages Releases Dependencies Issues Breadcrumbs Pull Requests Activity

3D Model

Open in new tab ↗
Loads on click. Unloads only if this page sits in the background.

Symbol & Footprint

Schematic Symbol

Open full view ↗
Loads on click. Unloads only if this page sits in the background.

PCB Footprint

Open full view ↗
Loads on click. Unloads only if this page sits in the background.

Datasheet

Open in new tab ↗
Loads on click. Unloads only if this page sits in the background.
Download PDF
Contents

README

markdown

SN74LVC2G14

Texas Instruments · Logic Gate · SOT-23-6

The SN74LVC2G14 contains two Schmitt-trigger inverters in the LVC family. The input hysteresis cleans up slow or noisy signals into fast, clean logic edges, and the dual-gate package places two inverters at the board edge without a full package. It runs from 1.65 V to 5.5 V with 5 V-tolerant inputs.

Pinout

Pin Name Type Function
1 1A input Gate 1 Schmitt-trigger logic input. 5.5-V tolerant; positive-going threshold VT+ typ 1.7 V and negative-going threshold VT- typ 0.6 V at VCC = 3 V (hysteresis typ 1.1 V).
6 1Y output Gate 1 inverted output (Y = /A). Push-pull CMOS output, ±24 mA drive at VCC = 3 V, ±32 mA at VCC = 4.5 V.
3 2A input Gate 2 Schmitt-trigger logic input. 5.5-V tolerant; same hysteresis characteristics as 1A.
4 2Y output Gate 2 inverted output (Y = /A). Push-pull CMOS output, ±24 mA drive at VCC = 3 V.
2 GND power_in Ground reference (0 V). Connect directly to the board ground plane.
5 VCC power_in Supply voltage, 1.65 V to 5.5 V operating range. Bypass locally with a 0.1 µF ceramic capacitor to GND.

Key specifications

Parameter Value
Type Dual Schmitt-trigger inverter
Logic family LVC (CMOS)
Supply voltage 1.65 V to 5.5 V
Input hysteresis Schmitt-trigger
Input tolerance 5 V tolerant
Propagation delay 4.3 ns typ at 3.3 V
Operating temperature -40 C to 125 C

Ordering variants

Same part, different packaging or reel option.

  • SN74LVC2G14DBV
  • SN74LVC2G14DBVR
  • SN74LVC2G14DBVT
  • SN74LVC2G14DCK
  • SN74LVC2G14DCKR
  • SN74LVC2G14DCKT
  • SN74LVC2G14YZP
  • SN74LVC2G14YZPR

CAD (KiCad official)

  • Symbol: sn74lvc2g14.kicad_sym
  • Footprint: sn74lvc2g14.kicad_mod
  • 3D model: SOT-23-6 body from KiCad Package_TO_SOT_SMD/SOT-23-6.
  • 3D model files: sn74lvc2g14-etched.step / sn74lvc2g14-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); sn74lvc2g14.step / sn74lvc2g14.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Texas Instruments datasheet (28 pp, sha256 de3f4670541e131c, retrieved 2026-08-17, tier: manufacturer)
  • Extractor: ds2sf (Claude). Every pin and dimension is cited to a datasheet page; it refuses to fabricate.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF