main
Download ZIP Propose a change
Generated by kicad-footprint-generator · KiCad file format 20260206
Name Last commit message Last updated
docs sn74lvc2g06dbvr: re-etch, flat white mark read from pin 1 (service-occt 1.4.0) + chip hero · Ray 4d ago
viewers sn74lvc2g06dbvr: viewers · Ray 1mo ago
package.json Publish 0.1.0 · Ray 1mo ago
page.json sn74lvc2g06dbvr: component.models_3d pose record per STEP (Z-up, seated z=0, pad-centre origin, identity binding) · Ray 17h ago
README.md sn74lvc2g06dbvr: laser-etched CAD + chip hero (factory 2.0.0 backfill) · Ray 16d ago
sn74lvc2g06dbvr-etched.fit.json sn74lvc2g06dbvr: re-etch, flat white mark read from pin 1 (service-occt 1.4.0) + chip hero · Ray 4d ago
sn74lvc2g06dbvr-etched.glb sn74lvc2g06dbvr: re-etch, flat white mark read from pin 1 (service-occt 1.4.0) + chip hero · Ray 4d ago
sn74lvc2g06dbvr-etched.step sn74lvc2g06dbvr: re-etch, flat white mark read from pin 1 (service-occt 1.4.0) + chip hero · Ray 4d ago
sn74lvc2g06dbvr.glb Publish 0.1.0 · Ray 1mo ago
sn74lvc2g06dbvr.kicad_mod Publish 0.1.0 · Ray 1mo ago
sn74lvc2g06dbvr.kicad_sym Publish 0.1.0 · Ray 1mo ago
sn74lvc2g06dbvr.lbr Publish 0.1.0 · Ray 1mo ago
sn74lvc2g06dbvr.step Publish 0.1.0 · Ray 1mo ago

SN74LVC2G06DBVR

Texas Instruments · Buffer/Driver/Transceiver · SOT-23-6

SN74LVC2G06DBVR from Texas Instruments, in a SOT-23-6. Pinout and pin descriptions extracted from the manufacturer datasheet by ds2sf; symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 1A input Inverter 1 logic input. CMOS-compatible; input voltage range 0 V to 5.5 V independent of VCC.
2 GND power_in Ground reference (0 V) for the device.
3 2A input Inverter 2 logic input. CMOS-compatible; input voltage range 0 V to 5.5 V independent of VCC.
4 2Y output Inverter 2 open-drain output. Requires an external pull-up resistor; the pull-up may be tied to any rail from GND to 5.5 V regardless of VCC, enabling level translation and wired-OR logic.
5 VCC power_in Positive supply. Operating range 1.65 V to 5.5 V. Bypass with a 0.1 µF ceramic capacitor to GND close to the pin.
6 1Y output Inverter 1 open-drain output. Requires an external pull-up resistor; the pull-up may be tied to any rail from GND to 5.5 V regardless of VCC, enabling level translation and wired-OR logic.

Key specifications

Parameter Value
Manufacturer Texas Instruments
Package SOT-23-6
Category Logic
Pins 6

Ordering variants

  • SN74LVC2G06DBVR
  • SN74LVC2G06DBVRDBVT
  • SN74LVC2G06DBVRDCKR
  • SN74LVC2G06DBVRDSFR

CAD (KiCad official)

  • Symbol: SN74LVC2G06DBVR
  • Footprint: Package_TO_SOT_SMD:SOT-23-6
  • 3D model: SOT-23-6 (KiCad packages3D, STEP)
  • 3D model files: sn74lvc2g06dbvr-etched.step / sn74lvc2g06dbvr-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); sn74lvc2g06dbvr.step / sn74lvc2g06dbvr.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Texas Instruments datasheet (None pp, sha256 b5533064ff102afc, retrieved 2026-08-17, tier: manufacturer)
  • Extractor: ds2sf (Claude). Every pin and dimension is cited to a datasheet page; it refuses to fabricate.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF