component
SN74LVC2G04DCKR
Public Made by Adomby adom
Texas Instruments Inverters, SOT-363-6. Pinout extracted from the datasheet, KiCad symbol/footprint/3D.
main
Ray
sn74lvc2g04dckr: white body in tscircuit (pre-1.8 etch structure under an assembly instance); Ray 2026-10-19: black IC…
08542e3
14d ago
123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218
{
"schema_version": 1,
"type": "component",
"slug": "sn74lvc2g04dckr",
"title": "SN74LVC2G04DCKR",
"brief": "Texas Instruments Inverters, SOT-363-6. Pinout extracted from the datasheet, KiCad symbol/footprint/3D.",
"version": "0.2.0",
"license": "CC-BY-SA-4.0",
"tags": [
"component",
"logic",
"sn74lvc2g04dckr"
],
"component": {
"mpn": "SN74LVC2G04DCKR",
"manufacturer": "Texas Instruments",
"package": "SOT-363-6",
"pin_count": 6,
"category": "Logic",
"subcategory": "Inverters",
"datasheet": "https://wmsc.lcsc.com/wmsc/upload/file/pdf/v2/lcsc/2311091745_UMW-Youtai-Semiconductor-Co---Ltd--SN74LVC2G04DCKR-UMW_C7394041.pdf",
"parts": {
"symbol": "sn74lvc2g04dckr.kicad_sym",
"footprint": "sn74lvc2g04dckr.kicad_mod",
"model_3d": "sn74lvc2g04dckr-etched.glb",
"model_3d_plain": "sn74lvc2g04dckr.glb",
"model_3d_step": "sn74lvc2g04dckr-etched.step",
"model_3d_step_plain": "sn74lvc2g04dckr.step",
"lbr": "sn74lvc2g04dckr.lbr"
},
"distributor_links": {
"digikey": "296-13262-2-ND",
"lcsc": "C105251"
},
"pins": [
{
"number": "1",
"name": "INA1",
"type": "input",
"description": "Logic input to inverter gate 1. CMOS input, overvoltage tolerant up to 5.5V independent of VCC. VIH ≥ 0.7·VCC (VCC ≥ 2.3V), VIL ≤ 0.3·VCC. Input leakage ±1 µA max."
},
{
"number": "2",
"name": "GND",
"type": "power_in",
"description": "Ground reference (0 V). Common return for VCC and all logic signals."
},
{
"number": "3",
"name": "INA2",
"type": "input",
"description": "Logic input to inverter gate 2. CMOS input, overvoltage tolerant up to 5.5V independent of VCC. VIH ≥ 0.7·VCC (VCC ≥ 2.3V), VIL ≤ 0.3·VCC."
},
{
"number": "4",
"name": "Y2",
"type": "output",
"description": "Inverted logic output of gate 2 (Y2 = /INA2). Push-pull CMOS output with ±24 mA balanced sink/source capability. VOH ≥ VCC−0.1V at 100 µA; VOL ≤ 0.55V at 24 mA (VCC = 3V)."
},
{
"number": "5",
"name": "VCC",
"type": "power_in",
"description": "Positive supply. Operating range 1.65V to 5.5V; absolute maximum 7V. Quiescent supply current ICC ≤ 10 µA. Bypass with a 0.1 µF ceramic capacitor to GND close to the pin."
},
{
"number": "6",
"name": "Y1",
"type": "output",
"description": "Inverted logic output of gate 1 (Y1 = /INA1). Push-pull CMOS output with ±24 mA balanced sink/source capability. VOH ≥ VCC−0.1V at 100 µA; VOL ≤ 0.55V at 24 mA (VCC = 3V)."
}
],
"provenance": {
"extractor": "ds2sf",
"datasheet": {
"url": "https://wmsc.lcsc.com/wmsc/upload/file/pdf/v2/lcsc/2311091745_UMW-Youtai-Semiconductor-Co---Ltd--SN74LVC2G04DCKR-UMW_C7394041.pdf",
"pages": 11,
"sha256": "31717c0fad81eae7",
"source_tier": "lcsc"
},
"cad": "KiCad official (CC-BY-SA 4.0)",
"pins": {
"total": 6,
"described": 6,
"cites_pages": true,
"refuses_to_fabricate": true
}
},
"viewers": {
"symbol": "viewers/symbol.html",
"footprint": "viewers/footprint.html"
},
"pin1": {
"pad": "1",
"at": [
-0.8375,
-0.65
],
"corner": "top-left",
"source": "silk-marker",
"derived_from": "SOT-363_SC-70-6@sha256:0659d885e00b7869",
"mark": "drawn"
},
"logic": {
"family_id": "74LVC2G04",
"logic_family": "74LVC",
"function_code": "2G04",
"function_class": "Gate",
"function_name": "2-gate variant of Hex Inverter (04)",
"manufacturer": "Texas Instruments",
"is_specialty": false
},
"models_3d": [
{
"file": "sn74lvc2g04dckr.step",
"role": "plain",
"up": "Z",
"units": "mm",
"origin": "footprint origin = pad-pattern centre",
"seat": "z = 0",
"extents_mm": [
2.1,
2.0,
1.1
],
"zmin_mm": 0.0,
"centre_offset_mm": 0.0,
"footprint_binding": "identity",
"sha256": "045cc95e18ee7a13d1623c3ce6604fc833049bdb4f952f68c26e3c5767d122e4",
"checked": "2026-10-07",
"checked_by": "factory/step_pose.py (Z-up, origin, seat, binding)"
},
{
"file": "sn74lvc2g04dckr-etched.step",
"role": "eda",
"up": "Z",
"units": "mm",
"origin": "footprint origin = pad-pattern centre",
"seat": "z = 0",
"extents_mm": [
2.1,
2.0,
1.1
],
"zmin_mm": 0.0,
"centre_offset_mm": 0.0,
"footprint_binding": "identity",
"sha256": "225248835b65160123bacbdcb7815548dedb8b7daad4fc2fe435a06f35054051",
"checked": "2026-10-21",
"checked_by": "factory/step_pose.py (Z-up, origin, seat, binding)"
}
]
},
"metadata": {
"specs": {
"Manufacturer": "Texas Instruments",
"Package": "SOT-363-6",
"Category": "Logic",
"Pins": "6"
}
},
"sections": [
"hero",
"viewers",
"readme",
"breadcrumbs",
"info"
],
"discovery_triggers": [
"sn74lvc2g04dckr"
],
"discovery_pitch": "SN74LVC2G04DCKR (Texas Instruments) component page with datasheet-verified CAD.",
"author": {
"name": "Ray",
"email": "[email protected]"
},
"dependencies": {},
"hero": {
"type": "image",
"path": "docs/hero.png"
},
"files": [
"page.json",
"README.md",
"sn74lvc2g04dckr.kicad_sym",
"sn74lvc2g04dckr.kicad_mod",
"sn74lvc2g04dckr.glb",
"sn74lvc2g04dckr.step",
"sn74lvc2g04dckr-etched.step",
"sn74lvc2g04dckr.lbr",
"docs/hero.png",
"docs/sn74lvc2g04dckr-datasheet.pdf",
"viewers/symbol.html",
"viewers/footprint.html"
],
"visibility": {
"public": true
},
"variants": [
{
"mpn": "SN74LVC2G04DCKR",
"kind": "packaging"
},
{
"mpn": "SN74LVC2G04DCKRDCKT",
"kind": "packaging"
},
{
"mpn": "SN74LVC2G04DCKRDBVR",
"kind": "packaging"
},
{
"mpn": "SN74LVC2G04DCKRDBVT",
"kind": "packaging"
}
],
"updated_at": "2026-09-25T07:42:46.505Z"
}