Loads on click. Unloads only if this page sits in the background.

Symbol & Footprint

Schematic Symbol

Open full view ↗
Loads on click. Unloads only if this page sits in the background.

PCB Footprint

Open full view ↗
Loads on click. Unloads only if this page sits in the background.
Loads on click. Unloads only if this page sits in the background.
Download PDF
Contents

README

markdown

SN74LVC244ADWR

Texas Instruments · Buffers, Drivers, Receivers, Transceivers · SOIC-20-300mil

SN74LVC244ADWR from Texas Instruments, in a SOIC-20-300mil. Pinout and pin descriptions extracted from the manufacturer datasheet by ds2sf; symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 1OE input Active-low output enable input for buffer bank 1, enables 1Y1-1Y4 tri-state outputs when low
2 1A1 input Input signal for buffer channel 1A1, logic output 1Y1 = 1A1 when 1OE low
3 2Y4 tri_state Tri-state buffered output of 2A4, high-impedance when 2OE high
4 1A2 input Input signal for buffer channel 1A2, logic output 1Y2 = 1A2 when 1OE low
5 2Y3 tri_state Tri-state buffered output of 2A3, high-impedance when 2OE high
6 1A3 input Input signal for buffer channel 1A3, logic output 1Y3 = 1A3 when 1OE low
7 2Y2 tri_state Tri-state buffered output of 2A2, high-impedance when 2OE high
8 1A4 input Input signal for buffer channel 1A4, logic output 1Y4 = 1A4 when 1OE low
9 2Y1 tri_state Tri-state buffered output of 2A1, high-impedance when 2OE high
10 GND power_in Ground reference for negative power supply rail
11 2A1 input Input signal for buffer channel 2A1, logic output 2Y1 = 2A1 when 2OE low
12 1Y4 tri_state Tri-state buffered output of 1A4, high-impedance when 1OE high
13 2A2 input Input signal for buffer channel 2A2, logic output 2Y2 = 2A2 when 2OE low
14 1Y3 tri_state Tri-state buffered output of 1A3, high-impedance when 1OE high
15 2A3 input Input signal for buffer channel 2A3, logic output 2Y3 = 2A3 when 2OE low
16 1Y2 tri_state Tri-state buffered output of 1A2, high-impedance when 1OE high
17 2A4 input Input signal for buffer channel 2A4, logic output 2Y4 = 2A4 when 2OE low
18 1Y1 tri_state Tri-state buffered output of 1A1, high-impedance when 1OE high
19 2OE input Active-low output enable input for buffer bank 2, enables 2Y1-2Y4 tri-state outputs when low
20 VCC power_in Positive power supply pin, recommended operating voltage 1.65V to 3.6V

Key specifications

Parameter Value
Manufacturer Texas Instruments
Package SOIC-20-300mil
Category Logic
Pins 20

CAD (KiCad official)

  • Symbol: SN74LVC244ADWR
  • Footprint: Package_SO:SOIC-20W_7.5x12.8mm_P1.27mm
  • 3D model: SOIC-20-300mil (KiCad packages3D, STEP)
  • 3D model files: sn74lvc244adwr-etched.step / sn74lvc244adwr-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); sn74lvc244adwr.step / sn74lvc244adwr.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Texas Instruments datasheet (46 pp, sha256 38b8a183d75e0ea4, retrieved 2026-09-22, tier: lcsc)
  • Datasheet language: Chinese. Pin names, descriptions, and specs on this page were extracted and translated to English by ds2sf; the linked PDF is the manufacturer original.
  • Extractor: parts-factory 2.0.0 / extract_pins 0.2, primary claude-haiku-4-5-20251001 (text), consensus claude-sonnet-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF