SN74LVC1G86DCKT

{
  "schema_version": 1,
  "type": "component",
  "slug": "sn74lvc1g86dckt",
  "title": "SN74LVC1G86DCKT",
  "brief": "Texas Instruments Logic Gates, SC-70-5. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.",
  "version": "0.1.0",
  "license": "CC-BY-SA-4.0",
  "tags": [
    "component",
    "logic",
    "sn74lvc1g86dckt",
    "factory-2.0.0",
    "extractor-text"
  ],
  "component": {
    "mpn": "SN74LVC1G86DCKT",
    "manufacturer": "Texas Instruments",
    "package": "SC-70-5",
    "pin_count": 5,
    "category": "Logic",
    "subcategory": "Logic Gates",
    "datasheet": "https://www.ti.com/cn/lit/ds/symlink/sn74lvc1g86.pdf",
    "parts": {
      "symbol": "sn74lvc1g86dckt.kicad_sym",
      "footprint": "sn74lvc1g86dckt.kicad_mod",
      "model_3d": "sn74lvc1g86dckt-hero.glb",
      "model_3d_plain": "sn74lvc1g86dckt.glb",
      "model_3d_step": "sn74lvc1g86dckt-etched.step",
      "model_3d_step_plain": "sn74lvc1g86dckt.step",
      "lbr": "sn74lvc1g86dckt.lbr"
    },
    "distributor_links": {
      "lcsc": "C2861400",
      "digikey": "296-32310-2-ND",
      "mouser": "595-SN74LVC1G86DCKT"
    },
    "distributor_check": {
      "checked_at": "2026-10-08T16:20:35Z",
      "source": "Component Ocean /api/assign-pns",
      "digikey": {
        "pn": "296-32310-2-ND",
        "status": "found"
      },
      "mouser": {
        "pn": "595-SN74LVC1G86DCKT",
        "status": "found"
      }
    },
    "pins": [
      {
        "number": "1",
        "name": "A",
        "type": "input",
        "description": "Logic input A of the 2-input XOR gate, which the datasheet lists as an overvoltage-tolerant input up to 5.5 V at any valid VCC."
      },
      {
        "number": "2",
        "name": "B",
        "type": "input",
        "description": "Logic input B of the 2-input XOR gate, which the datasheet lists as an overvoltage-tolerant input up to 5.5 V at any valid VCC."
      },
      {
        "number": "3",
        "name": "GND",
        "type": "power_in",
        "description": "Ground reference pin for the device."
      },
      {
        "number": "4",
        "name": "Y",
        "type": "output",
        "description": "Output Y of the XOR gate, a balanced CMOS push-pull output rated up to 32 mA at 4.5 V and 24 mA at 3.3 V, which must not be pulled above VCC."
      },
      {
        "number": "5",
        "name": "VCC",
        "type": "power_in",
        "description": "Positive supply pin, operating range 1.65 V to 5.5 V, with a 0.1 µF bypass capacitor recommended close to the pin."
      }
    ],
    "provenance": {
      "extractor": "extract_pins 0.3",
      "factory_chain": {
        "factory": "2.0.0",
        "extractor": "extract_pins 0.3",
        "primary_model": "claude-haiku-5-5",
        "primary_mode": "text",
        "consensus_model": "claude-sonnet-5-5",
        "consensus": "agreed",
        "guards": "pin_guards 0.1: passed",
        "guard_notes": [
          "extractor flagged: The pin table on page 3 gives only pin names and functions (A and B inputs, GND, Y output, VCC). The; The datasheet supplied is a Chinese translation. The pin names and numbers match the English source,"
        ],
        "pages_sent": 34,
        "cost_usd": 0.1148,
        "at": "2026-10-08T16:20:16"
      },
      "datasheet": {
        "url": "https://www.ti.com/cn/lit/ds/symlink/sn74lvc1g86.pdf",
        "pages": 34,
        "sha256": "248e160359c49a27",
        "source_tier": "lcsc"
      },
      "cad": "KiCad official (CC-BY-SA 4.0)",
      "pins": {
        "total": 5,
        "described": 5,
        "cites_pages": true,
        "refuses_to_fabricate": true
      }
    },
    "viewers": {
      "symbol": "viewers/symbol.html",
      "footprint": "viewers/footprint.html"
    },
    "models_3d": [
      {
        "file": "sn74lvc1g86dckt.step",
        "role": "plain",
        "up": "Z",
        "units": "mm",
        "origin": "footprint origin = pad-pattern centre",
        "seat": "z = 0",
        "extents_mm": [
          2.1,
          2,
          1.1
        ],
        "zmin_mm": 0,
        "centre_offset_mm": 0,
        "footprint_binding": "identity",
        "sha256": "2860de5b7b085919ff6e952148353f928798588d9f544dc69430545aff2ba908",
        "checked": "2026-10-08",
        "checked_by": "factory/step_pose.py (Z-up, origin, seat, binding)"
      },
      {
        "file": "sn74lvc1g86dckt-etched.step",
        "role": "eda",
        "up": "Z",
        "units": "mm",
        "origin": "footprint origin = pad-pattern centre",
        "seat": "z = 0",
        "extents_mm": [
          2.1,
          2,
          1.1
        ],
        "zmin_mm": 0,
        "centre_offset_mm": 0,
        "footprint_binding": "identity",
        "sha256": "3d52607f798610fc3829cd313bf0a0dd0ee9d25c5648a82f8fbdc1f30cde0151",
        "checked": "2026-10-08",
        "checked_by": "factory/step_pose.py (Z-up, origin, seat, binding)"
      }
    ]
  },
  "metadata": {
    "specs": {
      "Manufacturer": "Texas Instruments",
      "Package": "SC-70-5",
      "Category": "Logic",
      "Pins": "5"
    }
  },
  "variants": [],
  "sections": [
    "hero",
    "viewers",
    "readme",
    "breadcrumbs",
    "info"
  ],
  "discovery_triggers": [
    "sn74lvc1g86dckt"
  ],
  "discovery_pitch": "SN74LVC1G86DCKT (Texas Instruments) component page: datasheet pinout, KiCad symbol, footprint and 3D.",
  "author": {
    "name": "Ray",
    "email": "[email protected]"
  },
  "dependencies": {},
  "hero": {
    "type": "image",
    "path": "docs/hero.png"
  },
  "files": [
    "page.json",
    "README.md",
    "sn74lvc1g86dckt.kicad_sym",
    "sn74lvc1g86dckt.kicad_mod",
    "sn74lvc1g86dckt.glb",
    "sn74lvc1g86dckt.step",
    "sn74lvc1g86dckt.lbr",
    "docs/hero.png",
    "docs/sn74lvc1g86dckt-datasheet.pdf",
    "viewers/symbol.html",
    "viewers/footprint.html",
    "sn74lvc1g86dckt-hero.glb",
    "sn74lvc1g86dckt-hero.overlay.json"
  ],
  "visibility": {
    "public": true
  }
}