component

SN74LVC1G57DRLR

Public Made by Adom

by adom

Texas Instruments Logic Gates, SOT-563-6. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.

componentlogicsn74lvc1g57drlrfactory-2.0.0extractor-text
Overview Files Discover Packages Releases Dependencies Issues Breadcrumbs Pull Requests Activity
main
Download ZIP Propose a change
Generated by kicad-footprint-generator · KiCad file format 20260206
Name Last commit message Last updated
docs Publish 0.1.0 · Ray 5d ago
viewers sn74lvc1g57drlr: viewers · Ray 5d ago
package.json Publish 0.1.0 · Ray 5d ago
page.json Set visibility: public · Ray 5d ago
README.md Publish 0.1.0 · Ray 5d ago
sn74lvc1g57drlr-etched.glb Publish 0.1.0 · Ray 5d ago
sn74lvc1g57drlr-etched.step sn74lvc1g57drlr: factory component page (tier=mfr) · Ray 5d ago
sn74lvc1g57drlr-hero.glb sn74lvc1g57drlr: hero GLB from the etched model (keeps the MPN mark) · Ray 5d ago
sn74lvc1g57drlr-hero.overlay.json Publish 0.1.0 · Ray 5d ago
sn74lvc1g57drlr.glb Publish 0.1.0 · Ray 5d ago
sn74lvc1g57drlr.kicad_mod Publish 0.1.0 · Ray 5d ago
sn74lvc1g57drlr.kicad_sym Publish 0.1.0 · Ray 5d ago
sn74lvc1g57drlr.lbr Publish 0.1.0 · Ray 5d ago
sn74lvc1g57drlr.step Publish 0.1.0 · Ray 5d ago

SN74LVC1G57DRLR

Texas Instruments · Logic Gates · SOT-563-6

SN74LVC1G57DRLR from Texas Instruments, in a SOT-563-6. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 In1 input Logic input 1 of the configurable gate; the datasheet states all inputs can be connected to VCC or GND, and inputs accept voltages up to 5.5 V.
2 GND power_in Ground reference pin for the device.
3 In0 input Logic input 0 of the configurable gate; the datasheet states all inputs can be connected to VCC or GND, and inputs accept voltages up to 5.5 V.
4 Y output Logic output of the gate; the output voltage range is 0 V to VCC, with ±24 mA output drive at 3.3 V per the features list.
5 VCC power_in Supply pin; the recommended operating supply voltage is 1.65 V to 5.5 V.
6 In2 input Logic input 2 of the configurable gate; the datasheet states all inputs can be connected to VCC or GND, and inputs accept voltages up to 5.5 V.

Key specifications

Parameter Value
Manufacturer Texas Instruments
Package SOT-563-6
Category Logic
Pins 6

Electrical characteristics

Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).

Parameter Symbol Min Typ Max Unit Conditions Page
Supply voltage, operating VCC 1.65 5.5 V Operating 4
Supply voltage, data retention only VCC 1.5 V Data retention only 4
Input voltage VI 0 5.5 V 4
High-level output current IOH -4 mA VCC = 1.65 V 4
High-level output current IOH -8 mA VCC = 2.3 V 4
High-level output current IOH -16 mA VCC = 3 V 4
High-level output current IOH -24 mA VCC = 3 V 4
High-level output current IOH -32 mA VCC = 4.5 V 4
Low-level output current IOL 4 mA VCC = 1.65 V 4
Low-level output current IOL 8 mA VCC = 2.3 V 4
Low-level output current IOL 16 mA VCC = 3 V 4
Low-level output current IOL 24 mA VCC = 3 V 4
Low-level output current IOL 32 mA VCC = 4.5 V 4
Operating free-air temperature (all other packages, incl. DRL) TA -40 125 °C All other packages (BGA package is -40 to 85 °C) 4
Supply voltage VCC -0.5 6.5 V 4
Input voltage VI -0.5 6.5 V 4
Voltage range applied to any output, high-impedance or power-off state VO -0.5 6.5 V High-impedance or power-off state 4
Voltage range applied to any output, high or low state VO -0.5 V High or low state; printed maximum is VCC + 0.5 V 4
Input clamp current IIK -50 mA VI < 0 4
Output clamp current IOK -50 mA VO < 0 4
Continuous output current IO -50 50 mA 4
Junction temperature TJ 150 °C 4
Storage temperature Tstg -65 150 °C 4
Positive-going input threshold voltage VT+ 0.79 1.16 V VCC = 1.65 V 5
Positive-going input threshold voltage VT+ 1.11 1.56 V VCC = 2.3 V 5
Positive-going input threshold voltage VT+ 1.5 1.87 V VCC = 3 V 5
Positive-going input threshold voltage VT+ 2.16 2.74 V VCC = 4.5 V 5
Positive-going input threshold voltage VT+ 2.61 3.33 V VCC = 5.5 V 5
Negative-going input threshold voltage VT- 0.35 0.62 V VCC = 1.65 V 5
Negative-going input threshold voltage VT- 0.58 0.87 V VCC = 2.3 V 5
Negative-going input threshold voltage VT- 0.84 1.19 V VCC = 3 V 5
Negative-going input threshold voltage VT- 1.41 1.9 V VCC = 4.5 V 5
Negative-going input threshold voltage VT- 1.87 2.29 V VCC = 5.5 V 5
Hysteresis (VT+, VT-) ΔVT 0.3 0.62 V VCC = 1.65 V 5
Hysteresis (VT+, VT-) ΔVT 0.4 0.8 V VCC = 2.3 V 5
Hysteresis (VT+, VT-) ΔVT 0.53 0.87 V VCC = 3 V 5
Hysteresis (VT+, VT-) ΔVT 0.71 1.04 V VCC = 4.5 V 5
Hysteresis (VT+, VT-) ΔVT 0.71 1.11 V VCC = 5.5 V 5
High-level output voltage VOH 1.2 V VCC = 1.65 V, IOH = -4 mA 5
High-level output voltage VOH 1.9 V VCC = 2.3 V, IOH = -8 mA 5
High-level output voltage VOH 2.4 V VCC = 3 V, IOH = -16 mA 5
High-level output voltage VOH 2.3 V VCC = 3 V, IOH = -24 mA 5
High-level output voltage VOH 3.8 V VCC = 4.5 V, IOH = -32 mA 5
Low-level output voltage VOL 0.1 V VCC = 1.65 V to 5.5 V, IOL = 100 µA 5
Low-level output voltage VOL 0.45 V VCC = 1.65 V, IOL = 4 mA 5
Low-level output voltage VOL 0.3 V VCC = 2.3 V, IOL = 8 mA 5
Low-level output voltage VOL 0.4 V VCC = 3 V, IOL = 16 mA, TA = -40°C to 85°C 5
Low-level output voltage VOL 0.55 V VCC = 3 V, IOL = 24 mA 5
Low-level output voltage VOL 0.58 V VCC = 4.5 V, IOL = 32 mA, TA = -40°C to 125°C 5
Input leakage current II -1 1 µA VCC = 0 V to 5.5 V, VI = 5.5 V or GND 5
Partial-power-down leakage current Ioff -10 10 µA VCC = 0 V, VI or VO = 5.5 V 5
Quiescent supply current ICC 10 µA VCC = 1.65 V to 5.5 V, VI = 5.5 V or GND, IO = 0 5
Additional quiescent supply current per input ΔICC 500 µA VCC = 3 V to 5.5 V, one input at VCC, 0.6 V, other inputs at VCC or GND 5
Propagation delay, any input to Y tpd 3.2 16.4 ns TA = -40°C to 125°C, VCC = 1.8 V ± 0.15 V 6
Propagation delay, any input to Y tpd 2 9.3 ns TA = -40°C to 125°C, VCC = 2.5 V ± 0.2 V 6
Propagation delay, any input to Y tpd 1.5 7.3 ns TA = -40°C to 125°C, VCC = 3.3 V ± 0.3 V 6
Propagation delay, any input to Y tpd 1.1 6.1 ns TA = -40°C to 125°C, VCC = 5 V ± 0.5 V 6
Junction-to-ambient thermal resistance (DRL package) RθJA 252.5 °C/W 5

CAD (KiCad official)

  • Symbol: SN74LVC1G57DRLR
  • Footprint: Package_TO_SOT_SMD:SOT-563
  • 3D model: SOT-563-6 (KiCad packages3D, STEP)
  • 3D model files: sn74lvc1g57drlr-etched.step / sn74lvc1g57drlr-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); sn74lvc1g57drlr.step / sn74lvc1g57drlr.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Texas Instruments datasheet (38 pp, sha256 078364de617898af, retrieved 2026-10-19, tier: manufacturer)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-5-5 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF