main
Download ZIP Propose a change
Generated by kicad-footprint-generator · KiCad file format 20260206
Name Last commit message Last updated
docs Publish 0.1.0 · Ray 1d ago
viewers sn74lvc1g32dck3: viewers · Ray 1d ago
package.json Publish 0.1.0 · Ray 1d ago
page.json Set visibility: public · Ray 1d ago
README.md Initial commit: component/sn74lvc1g32dck3 · Ray 1d ago
sn74lvc1g32dck3-etched.glb sn74lvc1g32dck3: factory component page (tier=lcsc) · Ray 1d ago
sn74lvc1g32dck3-etched.step sn74lvc1g32dck3: factory component page (tier=lcsc) · Ray 1d ago
sn74lvc1g32dck3-hero.glb sn74lvc1g32dck3: hero GLB from the etched model (keeps the MPN mark) · Ray 1d ago
sn74lvc1g32dck3-hero.overlay.json Publish 0.1.0 · Ray 1d ago
sn74lvc1g32dck3.glb Publish 0.1.0 · Ray 1d ago
sn74lvc1g32dck3.kicad_mod Publish 0.1.0 · Ray 1d ago
sn74lvc1g32dck3.kicad_sym Publish 0.1.0 · Ray 1d ago
sn74lvc1g32dck3.lbr Publish 0.1.0 · Ray 1d ago
sn74lvc1g32dck3.step Publish 0.1.0 · Ray 1d ago

SN74LVC1G32DCK3

Texas Instruments · Logic Gates · SC-70-5

SN74LVC1G32DCK3 from Texas Instruments, in a SC-70-5. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 A input Logic input A of the 2-input OR gate (Y = A + B); unused inputs must be tied to VCC or GND, and the datasheet gives a 0 to 5.5 V input voltage range.
2 B input Logic input B of the 2-input OR gate (Y = A + B); unused inputs must be tied to VCC or GND, and the datasheet gives a 0 to 5.5 V input voltage range.
3 GND power_in Ground pin; it must be able to sink the total output current plus the maximum supply current ICC and any switching transient current.
4 Y output OR gate output from a balanced CMOS push-pull stage, rated at ±24 mA at 3.3 V; unused outputs may be left open but must not be connected directly to VCC or GND.
5 VCC power_in Supply pin with a recommended operating range of 1.65 V to 5.5 V; a decoupling capacitor should be placed close to this pin and GND.

Key specifications

Parameter Value
Manufacturer Texas Instruments
Package SC-70-5
Category Logic
Pins 5

CAD (KiCad official)

  • Symbol: SN74LVC1G32DCK3
  • Footprint: Package_TO_SOT_SMD:SOT-353_SC-70-5
  • 3D model: SC-70-5 (KiCad packages3D, STEP)
  • 3D model files: sn74lvc1g32dck3-etched.step / sn74lvc1g32dck3-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); sn74lvc1g32dck3.step / sn74lvc1g32dck3.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Texas Instruments datasheet (51 pp, sha256 4328a2a798937dad, retrieved 2026-10-08, tier: lcsc)
  • Datasheet language: Chinese. Pin names, descriptions, and specs on this page were extracted and translated to English by ds2sf; the linked PDF is the manufacturer original.
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-5-5 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF