main
Download ZIP Propose a change
Generated by kicad-footprint-generator · KiCad file format 20260206
Name Last commit message Last updated
docs sn74lvc1g240dbvr: re-etch, flat white mark read from pin 1 (service-occt 1.4.0) + chip hero · Ray 1mo ago
viewers sn74lvc1g240dbvr: viewers · Ray 2mo ago
package.json Publish 0.1.0 · Ray 2mo ago
page.json sn74lvc1g240dbvr: white body in tscircuit (pre-1.8 etch structure under an assembly instance); Ray 2026-10-19: black IC… · Ray 14d ago
README.md sn74lvc1g240dbvr: laser-etched CAD + chip hero (factory 2.0.0 backfill) · Ray 1mo ago
sn74lvc1g240dbvr-etched.fit.json sn74lvc1g240dbvr: re-etch, flat white mark read from pin 1 (service-occt 1.4.0) + chip hero · Ray 1mo ago
sn74lvc1g240dbvr-etched.glb sn74lvc1g240dbvr: white body in tscircuit (pre-1.8 etch structure under an assembly instance); Ray 2026-10-19: black IC… · Ray 14d ago
sn74lvc1g240dbvr-etched.step sn74lvc1g240dbvr: white body in tscircuit (pre-1.8 etch structure under an assembly instance); Ray 2026-10-19: black IC… · Ray 14d ago
sn74lvc1g240dbvr.glb Publish 0.1.0 · Ray 2mo ago
sn74lvc1g240dbvr.kicad_mod Publish 0.1.0 · Ray 2mo ago
sn74lvc1g240dbvr.kicad_sym Publish 0.1.0 · Ray 2mo ago
sn74lvc1g240dbvr.lbr Publish 0.1.0 · Ray 2mo ago
sn74lvc1g240dbvr.step Publish 0.1.0 · Ray 2mo ago

SN74LVC1G240DBVR

Texas Instruments · Buffer/Driver/Transceiver · SOT-23-5

SN74LVC1G240DBVR from Texas Instruments, in a SOT-23-5. Pinout and pin descriptions extracted from the manufacturer datasheet by ds2sf; symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 OE input Active-low output enable. When high, the Y output is placed in a high-impedance state. Tie to VCC through a pullup resistor to retain high-impedance during power up/down; VIH depends on VCC (e.g. 2V min at VCC=3-3.6V).
2 A input Logic data input. Accepts input voltages up to 5.5V regardless of VCC, enabling down-translation. Propagation delay to Y is 3.7ns max at 3.3V (CL=15pF).
3 GND power_in Ground reference pin. Continuous current through VCC or GND is limited to ±100mA absolute maximum.
4 Y tri_state Inverted, 3-state logic output. Drives ±24mA at VCC=3V and up to ±32mA at VCC=4.5V. High-impedance when OE is high.
5 VCC power_in Positive supply. Operating range 1.65V to 5.5V (data retention only down to 1.5V). Quiescent ICC is 10µA max. Bypass with a local decoupling capacitor to GND.

Key specifications

Parameter Value
Manufacturer Texas Instruments
Package SOT-23-5
Category Logic
Pins 5

Ordering variants

Same part, different packaging or reel option.

  • SN74LVC1G240DBVR
  • SN74LVC1G240DBVRDBVT
  • SN74LVC1G240DBVRDCKR
  • SN74LVC1G240DBVRDCKT
  • SN74LVC1G240DBVRYZPR
  • SN74LVC1G240DBVRDRYR
  • SN74LVC1G240DBVRDSFR

CAD (KiCad official)

  • Symbol: SN74LVC1G240DBVR
  • Footprint: Package_TO_SOT_SMD:SOT-23-5
  • 3D model: SOT-23-5 (KiCad packages3D, STEP)
  • 3D model files: sn74lvc1g240dbvr-etched.step / sn74lvc1g240dbvr-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); sn74lvc1g240dbvr.step / sn74lvc1g240dbvr.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Texas Instruments datasheet (42 pp, sha256 44c6414940caef3c, retrieved 2026-08-17, tier: manufacturer)
  • Extractor: ds2sf (Claude). Every pin and dimension is cited to a datasheet page; it refuses to fabricate.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF