main
Download ZIP Propose a change
Made with kicad-footprint-generator 10.0 · KiCad file format 20260206
Name Last commit message Last updated
docs sn74lvc1g14: re-etch, flat white mark read from pin 1 (service-occt 1.4.0) + chip hero · Ray 1mo ago
viewers interactive viewers · Ray 2mo ago
package.json Publish 0.1.0 · Ray 2mo ago
page.json sn74lvc1g14: component.models_3d pose record per STEP (Z-up, seated z=0, pad-centre origin, identity binding) · Ray 27d ago
README.md sn74lvc1g14: laser-etched CAD + chip hero (factory 2.0.0 backfill) · Ray 1mo ago
sn74lvc1g14-etched.fit.json sn74lvc1g14: re-etch, flat white mark read from pin 1 (service-occt 1.4.0) + chip hero · Ray 1mo ago
sn74lvc1g14-etched.glb sn74lvc1g14: re-etch, flat white mark read from pin 1 (service-occt 1.4.0) + chip hero · Ray 1mo ago
sn74lvc1g14-etched.step sn74lvc1g14: re-etch, flat white mark read from pin 1 (service-occt 1.4.0) + chip hero · Ray 1mo ago
SN74LVC1G14.adom-lbr.json SN74LVC1G14: validated Fusion/EAGLE library + adom-lbr hub, generated from this page's KiCad sources · Ray 2mo ago
sn74lvc1g14.glb Publish 0.1.0 · Ray 2mo ago
sn74lvc1g14.kicad_mod Publish 0.1.0 · Ray 2mo ago
sn74lvc1g14.kicad_sym Publish 0.1.0 · Ray 2mo ago
sn74lvc1g14.lbr add validated EAGLE .lbr (Fusion library) · Ray 2mo ago
SN74LVC1G14.lbr SN74LVC1G14: validated Fusion/EAGLE library + adom-lbr hub, generated from this page's KiCad sources · Ray 2mo ago
sn74lvc1g14.step add .step (Fusion 3D source) · Ray 2mo ago

SN74LVC1G14

Texas Instruments · Logic Gate · SOT-23-5

The SN74LVC1G14 is a single Schmitt-trigger inverter in the LVC family. Its input hysteresis cleans up slow or noisy signals into fast, clean logic edges, and the single-gate package drops in exactly where one inverter is needed. It runs from 1.65 V to 5.5 V and is 5 V tolerant on the input.

Pinout

Pin Name Type Function
1 NC unconnected No internal connection. May be tied to any signal or voltage source (including ground); TI recommends soldering to the board for mechanical retention.
2 A input Schmitt-trigger signal input. VT+ ≈ 1.5V and VT- ≈ 0.84V at VCC=3V (hysteresis ΔVT ≈ 0.56V typ). Accepts input voltages up to 5.5V regardless of VCC (5V-tolerant).
3 GND power_in Ground reference (0V) for the device.
4 Y output Inverted Schmitt-trigger output, Y = /A. Push-pull CMOS drive of ±24 mA at VCC=3.3V (±32 mA at 4.5V).
5 VCC power_in Positive supply, 1.65V to 5.5V operating (1.5V min for data retention only). Ioff supports partial-power-down: outputs are disabled when the device is unpowered to prevent backflow.

Key specifications

Parameter Value
Type Single Schmitt-trigger inverter
Logic family LVC (CMOS)
Supply voltage 1.65 V to 5.5 V
Input hysteresis Schmitt-trigger
Input tolerance 5 V tolerant
Propagation delay 4.6 ns typ at 3.3 V
Operating temperature -40 C to 125 C

Ordering variants

Same part, different packaging or reel option.

  • SN74LVC1G14DBVR
  • SN74LVC1G14DBVT
  • SN74LVC1G14DCKR
  • SN74LVC1G14DCKT
  • SN74LVC1G14DRLR
  • SN74LVC1G14DRYR
  • SN74LVC1G14DSFR
  • SN74LVC1G14DPWR
  • SN74LVC1G14YZPR
  • SN74LVC1G14YZVR

CAD (KiCad official)

  • Symbol: sn74lvc1g14.kicad_sym
  • Footprint: sn74lvc1g14.kicad_mod
  • 3D model: SOT-23-5 body from KiCad Package_TO_SOT_SMD/SOT-23-5.
  • 3D model files: sn74lvc1g14-etched.step / sn74lvc1g14-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); sn74lvc1g14.step / sn74lvc1g14.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Texas Instruments datasheet (51 pp, sha256 f1da484847bc3c14, retrieved 2026-08-17, tier: manufacturer)
  • Extractor: ds2sf (Claude). Every pin and dimension is cited to a datasheet page; it refuses to fabricate.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF