main
Download ZIP Propose a change
Generated by kicad-footprint-generator · KiCad file format 20260206
Name Last commit message Last updated
docs Publish 0.1.0 · Ray 2d ago
viewers sn74lvc1g02mdckrep: viewers · Ray 2d ago
package.json Publish 0.1.0 · Ray 2d ago
page.json Set visibility: public · Ray 2d ago
README.md Initial commit: component/sn74lvc1g02mdckrep · Ray 2d ago
sn74lvc1g02mdckrep-etched.glb sn74lvc1g02mdckrep: factory component page (tier=lcsc) · Ray 2d ago
sn74lvc1g02mdckrep-etched.step sn74lvc1g02mdckrep: factory component page (tier=lcsc) · Ray 2d ago
sn74lvc1g02mdckrep-hero.glb Publish 0.1.0 · Ray 2d ago
sn74lvc1g02mdckrep-hero.overlay.json Publish 0.1.0 · Ray 2d ago
sn74lvc1g02mdckrep.glb Publish 0.1.0 · Ray 2d ago
sn74lvc1g02mdckrep.kicad_mod Publish 0.1.0 · Ray 2d ago
sn74lvc1g02mdckrep.kicad_sym Publish 0.1.0 · Ray 2d ago
sn74lvc1g02mdckrep.lbr Publish 0.1.0 · Ray 2d ago
sn74lvc1g02mdckrep.step Publish 0.1.0 · Ray 2d ago

SN74LVC1G02MDCKREP

Texas Instruments · Logic Gates · SC-70-5

SN74LVC1G02MDCKREP from Texas Instruments, in a SC-70-5. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 A input NOR gate input A; accepts input voltages from 0 to 5.5 V per VI specification.
2 B input NOR gate input B; accepts input voltages from 0 to 5.5 V per VI specification.
3 GND power_in Ground; system reference point; supports continuous current up to ±100 mA.
4 Y output NOR gate output; Y = A + B per positive logic; output voltage 0 to VCC with continuous current ±50 mA.
5 VCC power_in Supply voltage; operating range 1.65 V to 5.5 V; supports continuous current up to ±100 mA.

Key specifications

Parameter Value
Manufacturer Texas Instruments
Package SC-70-5
Category Logic
Pins 5

CAD (KiCad official)

  • Symbol: SN74LVC1G02MDCKREP
  • Footprint: Package_TO_SOT_SMD:SOT-353_SC-70-5
  • 3D model: SC-70-5 (KiCad packages3D, STEP)
  • 3D model files: sn74lvc1g02mdckrep-etched.step / sn74lvc1g02mdckrep-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); sn74lvc1g02mdckrep.step / sn74lvc1g02mdckrep.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Texas Instruments datasheet (15 pp, sha256 6f7552d6aea2fb80, retrieved 2026-10-03, tier: lcsc)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-4-5-20251001 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF