main
Download ZIP Propose a change
Generated by kicad-footprint-generator · KiCad file format 20260206
Name Last commit message Last updated
docs Publish 0.1.0 · Ray 2d ago
viewers sn74lvc1g00mdckrep: viewers · Ray 2d ago
package.json Publish 0.1.0 · Ray 2d ago
page.json Set visibility: public · Ray 2d ago
README.md Initial commit: component/sn74lvc1g00mdckrep · Ray 2d ago
sn74lvc1g00mdckrep-etched.glb sn74lvc1g00mdckrep: factory component page (tier=lcsc) · Ray 2d ago
sn74lvc1g00mdckrep-etched.step sn74lvc1g00mdckrep: factory component page (tier=lcsc) · Ray 2d ago
sn74lvc1g00mdckrep-hero.glb Publish 0.1.0 · Ray 2d ago
sn74lvc1g00mdckrep-hero.overlay.json Publish 0.1.0 · Ray 2d ago
sn74lvc1g00mdckrep.glb Publish 0.1.0 · Ray 2d ago
sn74lvc1g00mdckrep.kicad_mod Publish 0.1.0 · Ray 2d ago
sn74lvc1g00mdckrep.kicad_sym Publish 0.1.0 · Ray 2d ago
sn74lvc1g00mdckrep.lbr Publish 0.1.0 · Ray 2d ago
sn74lvc1g00mdckrep.step Publish 0.1.0 · Ray 2d ago

SN74LVC1G00MDCKREP

Texas Instruments · Logic Gates · SC-70-5

SN74LVC1G00MDCKREP from Texas Instruments, in a SC-70-5. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 A input Input A to the 2-input NAND gate; accepts input voltages from 0 to 5.5V per recommended operating conditions.
2 B input Input B to the 2-input NAND gate; accepts input voltages from 0 to 5.5V per recommended operating conditions.
3 GND power_in Ground connection; reference potential for the device.
4 Y output Output of the 2-input NAND gate performing the Boolean function Y = A·B in positive logic; output voltage range 0 to VCC.
5 VCC power_in Supply voltage for the device; recommended operating range 1.65V to 5.5V.

Key specifications

Parameter Value
Manufacturer Texas Instruments
Package SC-70-5
Category Logic
Pins 5

CAD (KiCad official)

  • Symbol: SN74LVC1G00MDCKREP
  • Footprint: Package_TO_SOT_SMD:SOT-353_SC-70-5
  • 3D model: SC-70-5 (KiCad packages3D, STEP)
  • 3D model files: sn74lvc1g00mdckrep-etched.step / sn74lvc1g00mdckrep-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); sn74lvc1g00mdckrep.step / sn74lvc1g00mdckrep.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Texas Instruments datasheet (17 pp, sha256 0cfe4a7af73d5de6, retrieved 2026-10-03, tier: lcsc)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-4-5-20251001 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF