Loads on click. Unloads only if this page sits in the background.

Symbol & Footprint

Schematic Symbol

Open full view ↗
Loads on click. Unloads only if this page sits in the background.

PCB Footprint

Open full view ↗
Loads on click. Unloads only if this page sits in the background.
Loads on click. Unloads only if this page sits in the background.
Download PDF
Contents

README

markdown

SN74LVC14AQDRG4Q1

Texas Instruments · Inverters · SOIC-14

SN74LVC14AQDRG4Q1 from Texas Instruments, in a SOIC-14. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 1A input Schmitt-trigger inverter input for channel 1; accepts input voltages from 0 V to 5.5 V; VT+ max 2 V, VT- min 0.4 V at VCC = 2.7-3.6 V.
2 1Y output Inverter output for channel 1; IOH up to -24 mA, IOL up to 24 mA at VCC = 3 V; tpd max 6.4 ns at VCC = 3.3 V.
3 2A input Schmitt-trigger inverter input for channel 2; accepts input voltages from 0 V to 5.5 V; VT+ max 2 V, VT- min 0.4 V at VCC = 2.7-3.6 V.
4 2Y output Inverter output for channel 2; IOH up to -24 mA, IOL up to 24 mA at VCC = 3 V; tpd max 6.4 ns at VCC = 3.3 V.
5 3A input Schmitt-trigger inverter input for channel 3; accepts input voltages from 0 V to 5.5 V; VT+ max 2 V, VT- min 0.4 V at VCC = 2.7-3.6 V.
6 3Y output Inverter output for channel 3; IOH up to -24 mA, IOL up to 24 mA at VCC = 3 V; tpd max 6.4 ns at VCC = 3.3 V.
7 GND power_in Ground reference; continuous current through GND pin must not exceed ±100 mA.
8 4Y output Inverter output for channel 4; IOH up to -24 mA, IOL up to 24 mA at VCC = 3 V; tpd max 6.4 ns at VCC = 3.3 V.
9 4A input Schmitt-trigger inverter input for channel 4; accepts input voltages from 0 V to 5.5 V; VT+ max 2 V, VT- min 0.4 V at VCC = 2.7-3.6 V.
10 5Y output Inverter output for channel 5; IOH up to -24 mA, IOL up to 24 mA at VCC = 3 V; tpd max 6.4 ns at VCC = 3.3 V.
11 5A input Schmitt-trigger inverter input for channel 5; accepts input voltages from 0 V to 5.5 V; VT+ max 2 V, VT- min 0.4 V at VCC = 2.7-3.6 V.
12 6Y output Inverter output for channel 6; IOH up to -24 mA, IOL up to 24 mA at VCC = 3 V; tpd max 6.4 ns at VCC = 3.3 V.
13 6A input Schmitt-trigger inverter input for channel 6; accepts input voltages from 0 V to 5.5 V; VT+ max 2 V, VT- min 0.4 V at VCC = 2.7-3.6 V.
14 VCC power_in Positive supply voltage; operating range 2 V to 3.6 V; absolute maximum 6.5 V; continuous current must not exceed ±100 mA.

Key specifications

Parameter Value
Manufacturer Texas Instruments
Package SOIC-14
Category Logic
Pins 14

CAD (KiCad official)

  • Symbol: SN74LVC14AQDRG4Q1
  • Footprint: Package_SO:SOIC-14_3.9x8.7mm_P1.27mm
  • 3D model: SOIC-14 (KiCad packages3D, STEP)
  • 3D model files: sn74lvc14aqdrg4q1-etched.step / sn74lvc14aqdrg4q1-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); sn74lvc14aqdrg4q1.step / sn74lvc14aqdrg4q1.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Texas Instruments datasheet (15 pp, sha256 d76be815d62444ce, retrieved 2026-09-26, tier: lcsc)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.2, primary claude-haiku-4-5-20251001 (text), consensus claude-sonnet-4-6 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF