component

SN74LVC139APWR

Public Made by Adom

by adom

Texas Instruments Signal Switches, Multiplexers, Decoders, TSSOP-16. Pinout reviewed by a person against the datasheet, KiCad symbol/footprint/3D.

componentlogicsn74lvc139apwrfactory-2.0.0extractor-text
Overview Files Discover Packages Releases Dependencies Issues Breadcrumbs Pull Requests Activity

3D Model

Open in new tab ↗
Loads on click. Unloads only if this page sits in the background.

Symbol & Footprint

Schematic Symbol

Open full view ↗
Loads on click. Unloads only if this page sits in the background.

PCB Footprint

Open full view ↗
Loads on click. Unloads only if this page sits in the background.

Datasheet

Open in new tab ↗
Loads on click. Unloads only if this page sits in the background.
Download PDF
Contents

README

markdown

SN74LVC139APWR

Texas Instruments · Signal Switches, Multiplexers, Decoders · TSSOP-16

SN74LVC139APWR from Texas Instruments, in a TSSOP-16. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 1G input Active-low enable input for first 2-line to 4-line decoder stage.
2 1A input Address select line A for first decoder stage.
3 1B input Address select line B for first decoder stage.
4 1Y0 output Active-low output 0 for first decoder stage, selected when A=L and B=L and G=L.
5 1Y1 output Active-low output 1 for first decoder stage, selected when A=H and B=L and G=L.
6 1Y2 output Active-low output 2 for first decoder stage, selected when A=L and B=H and G=L.
7 1Y3 output Active-low output 3 for first decoder stage, selected when A=H and B=H and G=L.
8 GND power_in Ground reference voltage, 0 V potential.
9 2Y3 output Active-low output 3 for second decoder stage, selected when A=H and B=H and G=L.
10 2Y2 output Active-low output 2 for second decoder stage, selected when A=L and B=H and G=L.
11 2Y1 output Active-low output 1 for second decoder stage, selected when A=H and B=L and G=L.
12 2Y0 output Active-low output 0 for second decoder stage, selected when A=L and B=L and G=L.
13 2B input Address select line B for second decoder stage.
14 2A input Address select line A for second decoder stage.
15 2G input Active-low enable input for second 2-line to 4-line decoder stage.
16 VCC power_in Supply voltage 1.65 V to 3.6 V; provides power for device operation.

Key specifications

Parameter Value
Manufacturer Texas Instruments
Package TSSOP-16
Category Logic
Pins 16

CAD (KiCad official)

  • Symbol: SN74LVC139APWR
  • Footprint: Package_SO:TSSOP-16_4.4x5mm_P0.65mm
  • 3D model: TSSOP-16 (KiCad packages3D, STEP)
  • 3D model files: sn74lvc139apwr-etched.step / sn74lvc139apwr-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); sn74lvc139apwr.step / sn74lvc139apwr.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Texas Instruments datasheet (25 pp, sha256 5ac2994c0ee7f5a8, retrieved 2026-09-29, tier: manufacturer)
  • Extractor: ds2sf (Claude). Every pin and dimension is cited to a datasheet page; it refuses to fabricate.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF